

DEVELOPMENT MANUAL

BOOK II



SNES DEVELOPMENT MANUAL

"Confidential"

This document contains confidential and proprietary information of Nintendo and is also protected under the copyright laws of the United States and foreign countries. No part of this document may be released, distributed, transmitted or reproduced in any form or by any electronic or mechanical means, including information storage and retrieval systems, without permission in writing from Nintendo.

© 1993, 1994, 1995 Nintendo

The terms Sony and Sony NEWS are registered trademarks of Sony Corporation. ® and ™ are registered trademarks of Nintendo.

•

Table of Contents

BOOK II

SUBJECT

PAGE

.

• •

SECTION 1 - SUPER ACCELERATOR (SA-1)	1-1-1
Super Accelerator System Functions	1-1-1
Configuration of SA-1	1-2-1
Super Accelerator Memory Map	1-3-1
SA-1 Internal Register Configuration	1-4-1
Multi-Processor Processing	1-5-1
Character Conversion	1-6-1
Arithmetic Function	I-7-1
Variable-Length Bit Processing	1-8-1
DMA	
SA-1 Timer	1-10-1
SECTION 2 - SUPER FX [®]	2-1-1
Introduction to Super FX	2-1-1
GSU Functional Operation	2-2-1
Memory Mapping	2-3-1
GSU Internal Register Configuration	2-4-1
GSU Program Execution	2-5-1
Instruction Execution	2-6-1
Data Access	2-7-1
GSU Special Functions	2-8-1
Description of Instructions	2-9-1
SECTION 3 - DSP/DSP1	3-1-1
Introduction to DSP1	3-1-1
Command Summary	3-2-1
Parameter Data Type	3-3-1
Use of DSP1	3-4-1
Description of DSP1 Commands	3-5-1
Math Functions and Equations	3-6-1

Table of Contents (Continued)

SUBJECT

1

PAGE

SECTION 4 - ACCESSORIES	4-1-1
The Super NES Super Scope [®] System	4-1-1
Principles of the Super NES Super Scope	4-2-1
Super NES Super Scope Functional Operation	4-3-1
Super NES Super Scope Receiver Functions	4-4-1
Graphics	4-5-1
Super NES Mouse Specifications	4-6-1
Using the Standard BIOS	4-7-1
Programming Cautions	4-8-1
MultiPlayer 5 Specifications	4-9-1
MultiPlayer 5 Supplied BIOS	4-10-1

SUPPLEMENTAL INFORMATION

Super NES Parts List	1
Game Content Guidelines	3
Guidelines Concerning Commercialism and Promotion of Licensee	
Products or Services in Nintendo Licensed Games	5
Super NES Video Timing Information	10

INDEX

BULLETINS

List of Figures

BOOK II

	FIGURE	
TITLE	<u>NUMBER</u>	PAGE
Super Accelerator System Configuration	1-1-1	1-1-3
SAS Bus Image	1-1-2	1-1-4
SA-1 Block Diagram	1-2-1	1-2-1
Bitmap Register Files 0~7	1-4-1	1-4-24
Bitmap Register Files 8~F	1-4-2	1-4-25
Accelerator Mode	1-5-1	1-5-6
Parallel Processing Mode	1-5-2	1-5-7
Mixed Processing Mode	1-5-3	1-5-8
Character Conversion 1	1-6-1	1-6-1
Character Conversion 2	1-6-2	1-6-2
Compressed Bitmap Data	1-6-3	1-6-3
Bitmap Image Projection	1-6-4	1-6-3
Bitmap Data Expansion	1-6-5	1-6-5
Memory Addresses for the Bitmap Area	1-6-6	1-6-6
Character Conversion Buffers	1-6-7	1-6-7
Fixed Mode Process Flow Diagram	1-8-1	1-8-2
Auto-increment Mode Process Flow Diagram	1-8-2	1-8-3
Barrel Shift Process	1-8-3	1-8-5
Normal DMA	1-9-1	1-9-1
Character Conversion DMA	1-9-2	1-9-1
Super FX System Configuration	2-1-1	2-1-3
Game Pak ROM/RAM Bus Diagram	2-1-2	2-1-4
GSU Functional Block Diagram	2-2-1	2-2-1
Super NES CPU Memory Map	2-3-1	2-3-2
Super FX Memory Map	2-3-2	2-3-4
Example of General Register	2-4-1	2-4-2
128 Dot High BG Character Array	2-8-1	2-8-2
160 Dot High BG Character Array	2-8-2	2-8-2
192 Dot High BG Character Array	2-8-3	2-8-2
OBJ Character Array	2-8-4	2-8-3
Plot Operations Assigned by CMODE	2-8-5	2-8-13
System Block Diagram (DSP1)	3-1-1	3-1-2
Super NES CPU and DSP1 Communications	3-1-2	3-1-3
DSP1 Command Execution	3-1-3	3-1-3
Mode 20/DSP Memory Map	3-1-4	3-1-4
Mode 21/DSP Memory Map	3-1-5	3-1-5
Super NES/DSP1 Memory Mapping (Mode 21)	3-4-1	3-4-1
DSP1 Status Register Configuration	3-4-2	3-4-2

List of Figures (Continued)

	FIGURE	
TITLE	NUMBER	PAGE
DSP1 Operations Flow Diagram	3-4-3	3-4-3
Super NES CPU/DSP1 Operational Timing	3-4-4	3-4-4
Trigonometric Calculation	3-5-1	3-5-3
Vector Calculation	3-5-2	3-5-4
Vector Size Comparison	3-5-3	3-5-6
Vector Absolute Value Calculation	3-5-4	3-5-7
Two-Dimensional Coordinate Rotation	3-5-5	3-5-8
Examples of Three-Dimensional Rotation	3-5-6	3-5-11
Assignment of Projection Parameter	3-5-7	3-5-13
Relationship of Sight and Projected Plane	3-5-8	3-5-13
Calculation of Raster Data	3-5-9	3-5-16
BG Screen and Displayed Area	3-5-10	3-5-16
Calculation of Projected Position of Object	3-5-11	3-5-18
Projection Image of Object	3-5-12	3-5-19
Calculation of Coordinates for the Indicated Point on the Screen	3-5-13	3-5-20
Attack Point and Position Indicated on Screen (Side View)	3-5-14	3-5-21
Attitude Computation	3-5-15	3-5-23
Object Coordinate Rotated on Y Axis	3-5-16	3-5-23
Object Coordinate Rotated on X Axis	3-5-17	3-5-23
Object Coordinate Rotated on Z Axis	3-5-18	3-5-23
Conversion of Global to Objective Coordinates	3-5-19	3-5-26
Conversion of Object to Global Coordinates	3-5-20	3-5-28
Calculation of Inner Product with Forward Attitude	3-5-21	3-5-29
Position of Aircraft and Vector Code	3-5-22	3-5-30
Calculation of Rotation Angle After Attitude Change	3-5-23	3-5-32
Signal Flow	4-1-1	4-1-1
Optical Alignment	4-1-2	4-1-2
Virtual Screen Alignment	4-1-3	4-1-2
Address and Bit Assignments	4-1-4	4-1-5
Picture Tube	4-2-1	4-2-1
Scanning	4-2-2	4-2-2
Area Seen by Super NES Super Scope	4-2-3	4-2-3
Vertical Positioning	4-2-4	4-2-4
Horizontal Positioning	4-2-5	4-2-5
Horizontal/Vertical Counter	4-2-6	4-2-6
Super NES Super Scope Block Diagram	4-3-1	4-3-2
Super NES Super Scope Flow Diagram	4-3-2	4-3-3
Raster Signal	4-3-3	4-3-4
Definition of One Bit	4-3-4	4-3-5
Output Signal Code	4-3-5	4-3-5
Definitions of Codes	4-3-6	4-3-6

List of Figures (Continued)

	FIGURE	
TITLE	NUMBER	PAGE
Raster Signal Transmission Timing	4-3-7	4-3-7
Receiver Block Diagram	4-4-1	4-4-1
Operation Flow Diagram	4-4-2	4-4-2
Receiver/Transmitter Interface Schematic		4-4-3
One Bit Code Detection	4-4-4	4-4-4
Cursor Mode Raster Detection Cycle	4-4-5	4-4-6
Trigger Mode, Single Shot	4-4-6	4-4-7
Trigger Mode, Multiple Shots	4-4-7	4-4-8
Noise Flag	4-4-8	4-4-9
Null Bit	4-4-9	4-4-9
Pause Bit	4-4-10	4-4-10
Trigger, Single Shot		4-4-11
Trigger, Multiple Shots	4-4-12	4-4-12
Optical Color Sensitivity Chart	4-5-1	4-5-2
Valid Hyper Mouse Data String		4-6-2
Serial Data Read Timing		4-6-3
Explanation of Data Strings 2 Bits or Longer	4-6-3	4-6-6
Super NES Hyper Mouse Dimensions	4-6-4	4-6-7
Standard BIOS, Output Register	4-7-1	4-7-3
Examples of Speed Switching Program Subroutine Call	4-7-2	4-7-4
MultiPlayer 5 Device Hardware Connections	4-9-1	4-9-2
MultiPlayer 5 Read Timing Chart, 5P Mode	4-9-2	4-9-5
Data Read Timing for Dissimilar Devices		4-9-8
Valid Controller Data String	4-9-4	4-9-12
Sample Program Display Format	4-10-1	4-10-2

v

List of Tables

BOOK II

	TABLE	
TITLE	<u>NUMBER</u>	PAGE
Types of Interrupts	1-5-1	1-5-2
Interrupt Identification and Clear	1-5-2	1-5-2
Interrupt Mask	1-5-3	1-5-3
Sending and Receiving a Message	1-5-4	1-5-3
Situation Dependant Vectors	1-5-5	1-5-4
Operating Modes and Processing Speeds	1-5-6	1-5-9
Horizontal Size of VRAM (CDMA Register)	1-6-1	1-6-6
Number of Zero Bits in BW-RAM	1-6-2	1-6-8
Character Conversion and Data Format	1-6-3	1-6-10
Arithmetic Operations Settings and Cycles	1-7-1	1-7-1
Amount of Barrel Shift	1-8-1	1-8-4
Source Device Settings	1-9-1	1-9-3
Destination Device Settings	1-9-2	1-9-3
DMA Transmission Speed	1-9-3	1-9-4
Timer Modes and Their Ranges	1-10-1	1-10-1
Timer Interrupts	1-10-2	1-10-2
Registers Listed by Functional Group	2-2-1	2-2-3
Instruction Set	2-2-2	2-2-6
GSU General Registers	2-4-1	2-4-1
GSU Status Register Flags	2-4-2	2-4-4
Screen Height	2-4-3	2-4-8
Color Gradient	2-4-4	2-4-8
Dummy Interrupt Vector Addresses	2-5-1	2-5-4
Dummy Data	2-5-2	2-5-5
Functions of CMODE	2-8-1	2-8-9
DSP1 Command Summary		3-2-1
Parameter Data Type		3-3-1
Signal Bit Definitions	4-1-1	4-1-6
MultiPlayer 5 Switch Function	4-9-1	4-9-3
MultiPlayer 5 Data Format	4-9-2	4-9-6

Chapter 1 Super Accelerator System Functions

The co-processor installed on the Super Accelerator System (SA-1) is an LSI developed to work with the Super NES CPU and enhance its processing speed, graphics, and arithmetic functions.

1.1 SA-1 FEATURES

1.1.1 CPU CORE

The SA-1 uses a 16-bit 65C816 processor for its CPU core (SA-1 CPU). It can process the same commands as the Super NES CPU. No new architecture needs be learned and existing programs can be used without modification.

Because the 65C816 is a 16-bit CPU, it efficiently processes 16-bit operations such as X and Y character coordinates.

Due to the commonality of the core CPUs, evaluation of the coprocessor in the middle of game development is quite simple and program modifications are kept to a minimum.

1.1.2 CPU SPEED

The SA-1 CPU operates at 10.74 MHz, which is four times faster than the normal operating speed of the Super NES CPU.

The SA-1 CPU and the Super NES CPU operate simultaneously, which results in five times greater performance of the Super Accelerator System (SAS) over the current Super NES.

1.1.3 INTERNAL RAM

The SA-1 has a 2 Kbyte internal work RAM (SA-1 I-RAM). This RAM can be used as the SA-1 CPU's page-zero stack, or as protected memory with a backup battery, when connected to an external battery.

1.1.4 COMMON MEMORY MAPPING

The Super NES CPU and SA-1 CPU use the same memory mapping. SA-1 programs can be developed with the Super NES Emulator-SE.

Subroutines can be shared by both CPUs, resulting in efficient use of memory.

1.1.5 LARGE-CAPACITY MEMORY

The SAS has a total capacity of 64 Mbits of ROM and 2 Mbytes of RAM. SRAM is used for I-RAM and back-up/work RAM (BW-RAM), and can be protected with a backup battery.

1.1.6 ARITHMETIC HARDWARE

The SA-1 has hardware for high-speed execution of multiplication (16 bits x 16 bits), division (16 bits x 16 bits), and cumulative arithmetic (Σ (16 bits x 16 bits)) operations. This results in high-speed calculation of matrix and 3D arithmetic operations.

1.1.7 BIT-MAP DATA OPERATIONS

The SAS allows virtual bitmap VRAM to be set up in the SA-1 CPU's RAM area. The bitmap data in virtual VRAM can be converted to Super NES PPU character format via hardware using DMA functions.

1.1.8 VARIABLE-LENGTH BIT DATA OPERATIONS

The SA-1 has a function to read ROM data as 1~16 bit variable-length data, treating ROM data as strings of one-bit data. This allows for high-speed expansion of compressed data.

1.1.9 CUSTOM DMA CIRCUIT

The SA-1 has a custom DMA circuit in addition to the Super NES CPU's multi-purpose H-DMA. The DMA circuit performs data transfer between ROM, RAM and SA-1 BW-RAM. During DMA transfer, bitmap-to-character conversion, and sequential operations with the Super NES CPU multi-purpose DMA can be performed.

1.1.10 TIMER FUNCTION

The SA-1 has an HV timer synchronized to the Super NES PPU. The HV timer can be used to reference the scan line position on the screen by the SA-1 CPU or to generate HV interrupts. The timer can also be used as a linear timer.

1.1.11 INCREASED LEVEL OF SECURITY

The SA-1 is connected between the Super NES CPU and memory (ROM, RAM). The SA-1 ROM is also different from the standard Super NES game pak ROM. This guards against unlicensed products and FD copies.

1.2 SYSTEM CONFIGURATION

The following diagram depicts the SAS system configuration.

The SA-1 and memory (game pak ROM and BW-RAM) are installed in the game pak. When desired, data can be protected by connecting a backup battery to BW-RAM or SA-1 I-RAM.

When external RAM is not required, the system can also be configured without BW-RAM.



Figure 1-1-1 Super Accelerator System Configuration

1.3 BUS IMAGE DIAGRAM

The bus image as seen by the SAS software is depicted below. The SA-1 CPU can access game pak ROM, BW-RAM and I-RAM.

The Super NES CPU can access game pak ROM, BW-RAM, I-RAM, Super NES PPU, Super NES WRAM and Super NES APU.



Figure 1-1-2 SAS Bus Image

The two MPUs (Super NES CPU and SA-1 CPU) can freely access memory (game pak ROM, BW-RAM and I-RAM). If the two MPUs try to access the same memory at the same time, one of the MPUs is automatically excluded, and any conflict is averted.

Chapter 2 Configuration of SA-1

2.1 SA-1 FUNCTIONAL DESCRIPTION

The SA-1 is internally comprised of nine components. A block diagram is illustrated below.



Figure 1-2-1 SA-1 Block Diagram

2.1.1 SA-1 CPU

The 65C816 serves as the CPU core. It operates at 10.74 MHz.

2.1.2 I-RAM

The I-RAM consists of a 16 Kbit RAM. The SA-1 CPU can access the I-RAM at 10.74 MHz in a no-wait state.

The I-RAM data can be protected by connecting RAM to an external battery.

2.1.3 SUPER MMC

The Super MMC performs memory control in a map mode where the ROM capacity exceeds 32 Mbits (Map Mode 22).

The SA-1 has a Super MMC chip emulation circuit.

The Super MMC includes a backup data protection function.

2.1.4 INTERNAL CONTROLLER

This controls bus access within the SA-1. It performs collision control functions between Super NES CPU and SA-1 CPU.

2.1.5 ARITHMETIC CIRCUIT

The arithmetic circuit hardware performs multiplication, division, and cumulative arithmetic operations.

2.1.6 CHARACTER CONVERSION CIRCUIT

The character conversion circuit hardware converts bitmap data to character data format.

2.1.7 VARIABLE-LENGTH BIT PROCESSING CIRCUIT

The variable-length bit processing circuit hardware processes data in the game pak ROM as 1~16 bit variable-length data.

2.1.8 TIMER CIRCUIT

The SA-1 has a HV timer which is equivalent to the Super NES PPU timer. The timer can also be used as an 18-bit linear timer.

2.1.9 DMA CIRCUIT

The DMA circuit transfers data between game pak ROM, BW-RAM and I-RAM.

2.2 MEMORY ACCESS

2.2.1 GAME PAK ROM ACCESS

The Super NES CPU and SA-1 CPU share the entire game pak ROM area and can both freely access it. This is known as 2-phase access.

When only the SA-1 CPU uses game pak ROM, the SA-1 CPU operates at 10.74 MHz. During this period the Super NES CPU executes its program on Super NES WRAM.

When both the Super NES CPU and SA-1 CPU execute a program on game pak ROM, the SA-1 CPU runs at 5.37 MHz and the Super NES CPU runs at 2.68 MHz.

The SAS cannot utilize the Super NES CPU's high-speed mode (3.58 MHz). It operates at a fixed speed of 2.68 MHz even when only the Super NES CPU uses game pak ROM. This timing is illustrated below for each of these conditions.

2.2.1.1 ONLY SA-1 CPU USES ROM



2.2.1.2 SUPER NES CPU ACCESSES ROM DURING SA-1 CPU OP-ERATIONS



2.2.1.3 BOTH PROCESSORS ACCESS ROM (2-PHASE ACCESS)



2.2.2 BW-RAM ACCESS

The Super NES CPU and SA-1 CPU share all areas of BW-RAM and can freely access it (two-phase access).

The SA-1 CPU accesses BW-RAM at 5.37 MHz and the Super NES CPU accesses BW-RAM at 2.68 MHz.

2.2.2.1 ONLY SA-1 CPU USES BW-RAM



2.2.2.2 SUPER NES CPU ACCESSES BW-RAM DURING SA-1 CPU OPERATIONS



2.2.2.3 BOTH PROCESSORS ACCESS BW-RAM (2-PHASE ACCESS)



2.2.3 SA-1 I-RAM ACCESS

The Super NES CPU and SA-1 CPU can both access all areas of SA-1 I-RAM at any time.

2.2.3.1 ONLY THE SA-1 CPU ACCESSES I-RAM



2.2.3.2 BOTH SA-1 CPU AND SUPER NES CPU ACCESS I-RAM





1-3-1



1-3-2

SUPER ACCELERATOR MEMORY MAP

3.3 SUPER MMC

The Super MMC is a Super NES memory controller which can support a ROM capacity in excess of 32 Mbits. The memory map used by the Super MMC is called Map Mode 22. The SA-1 contains the Super MMC memory control function. Map Mode 22 features are described below.

3.3.1 ROM BANK SWITCHING

The entire mask ROM is divided into 8 Mbit blocks, which can be projected onto the 8 Mbit areas, 0000H~FFFFH in banks C0H~CFH, D0H~DFH, E0H~EFH, and F0H~FFH. The same 8 Mbit data can be projected onto multiple areas.

3.3.2 ROM IMAGE PROJECTION

The ROM data in banks CXH, DXH, EXH, and FXH, described above, is image projected onto, respectively, the 8 Mbit area 8000H~FFFFH, in banks 00H~1FH, 20H~3FH, 80H~9FH, and A0H~BFH.

The image projection method used is different from that used in Map Mode 21 in that the ROM data is projected in successive order, as demonstrated below.

C0:0000H~C0:7FFFH \rightarrow 00:8000H~00:FFFFH C0:8000H~C0:FFFFH \rightarrow 01:8000H~01:FFFFH C1:0000H~C1:7FFFH \rightarrow 02:8000H~02:FFFFH

CF:8000H~CF:7FFFH → 1F:8000H~1F:FFFFH

It is also possible to project the first 8 Mbits of data in the mask ROM (00:0000H~0F:FFFFH) onto bank 00H~1FH, regardless of the settings for banks CXH, DXH, EXH, and FXH. In a similar manner, data in 10:0000H~1F:FFFFH, 20:0000H~2F:FFFFH, and 30:0000H~3F:FFFFH can be projected onto banks 20H~3FH, 80H~9FH, and A0H~BFH, respectively.

3.3.3 BACKUP RAM

Backup RAM is assigned to areas in bank 40H, justified to 0000H, as illustrated below.

16K RAM:	40:0000H~40:07FFH
64K RAM:	40:0000H~40:1FFFH
256K RAM:	40:0000H~40:7FFFH
1M RAM:	40:0000H~41:FFFFH

Backup RAM is image projected to the 64 Kbit areas in 6000H~7FFFH of banks 00H~3FH and 80H~BFH. The backup area can be divided into 64 Kbit blocks. Any of these blocks can be projected as images. The data is identical in banks 00H~3FH and 80H~BFH.

3.3.4 PROTECTION OF BACKUP DATA

A write-protect setting is available to prevent data in the backup data area (banks 40H~7DH from being damaged. This setting protects data even in case of a CPU crash.

3.3.5 CONTROL REGISTERS

The Super MMC control registers are assigned to 2200H~23FFH of banks 00H~3FH and 80H~BFH.

3.3.6 CAUTIONS

Note that when the SA-1 Super MMC emulation function is used, the following specifications for the Super MMC do not apply.

3.3.6.1 HIGH SPEED MODE

The SAS cannot use the Super NES CPU high-speed mode (3.58 MHz).

3.3.6.2 ROM AND BACKUP RAM AREA

The maximum mask ROM area is 64 Mbits. The maximum backup RAM area is 2 Mbits.

3.3.6.3 SHARED ROM MEMORY MAP

The Super NES CPU and SA-1 CPU share a common ROM memory map.

The ROM data in banks CXH, DXH, EXH, and FXH is identical (the same data is projected) for the Super NES CPU and SA-1 CPU. However, the program can be executed in different banks for each processor.

3.3.6.4 BACKUP RAM PROTECTION

The image projected to Backup RAM is specified separately.

The RAM data which is projected to the backup RAM image area in 00H~3FH and 80H~BFH can be specified separately for the Super NES CPU and SA-1 CPU.

3.3.6.5 SA-1 I-RAM PRE-ASSIGNED

SA-1 internal RAM (I-RAM) is assigned according to memory mapping.

The I-RAM is assigned to 3000H~37FFH in banks 00H~3FH and 80H~BFH during Super NES CPU access and to 3000H~37FFH and 0000H~07FFH in banks 00H~3FH and 80H~BFH during SA-1 CPU access.

3.4 VECTORS AND ROM-REGISTERED DATA

Set the address for the Super NES CPU vectors and ROM-registered data to 00:7FB0H~00:7FFFH. When set to this area, they are assigned to FFB0H~FFFFH in bank 00H at Super NES start-up.

Chapter 4 SA-1 Internal Register Configuration

The SA-1 internal registers are assigned to addresses 2200H~23FFH in the Super NES CPU and SA-1 CPU banks 00H~3FH and 80H~BFH. Registers with addresses 22**H are write registers and those with addresses 23**H are read registers.

4.1 EXPLANATION OF REGISTERS

4.1.1 SA-1 CPU CONTROL (CCNT)

Access: Super NES CPU Write Address: **2200H Size: 8 bits Initial value: 20H

 D7	D6	D5	D4	D3	D2	D1	D0	
SA-1 CPU IRQ	SA-1 CPU RDY B	SA-1 CPU RESB	SA-1 CPU NMI	SMEG3	SMEG2	SMEG1	SMEG0	2200H

SA-1 CPU IRQ:	SA-1 CPU IRQ (from Super NES CPU)
	0: No Interrupt
	1: Interrupt

- SA-1 CPU RDY B: Ready 0: Ready 1: Wait
- SA-1 CPU RESB: SA-1 CPU reset 0: Cancel 1: Reset
- SA-1 CPU NMI: SA-1 CPU NMI (from Super NES CPU) 0: No Interrupt 1: Interrupt
- SMEG0~SMEG3: Message from Super NES CPU to SA-1 CPU

F

4.1.2 SUPER NES CPU INT ENABLE (SIE)

Access: Super NES CPU Write Address: **2201H Size: 8 bits Initial value: 00H

D7	D6	D5	D4	D3	D2	D1	D0	_
SA-1 CPU IRQEN	0	CHDMA IRQEN	0	0	0	0	0	2201H

SA-1 CPU IRQEN: IRQ enable/disable from the SA-1 CPU

- 0: Disable
- 1: Enable

CHDMA IRQEN: Character conversion DMA IRQ enable/disable 0: Disable 1: Enable

4.1.3 SUPER NES CPU INT CLEAR (SIC)

Access: Super NES CPU Write Address: **2202H Size: 8 bits Initial value: 00H

D7	D6	D5	D4	D3	D2	D1	_D0	_
SA-1 CPU IRQCL	0	CHDMA IRQCL	0	0	0	0	0	2202H

SA-1 CPU IRQCL: IRQ clear from the SA-1 CPU 0: No change 1: Clear

CHDMA IRQCL: Character conversion DMA IRQ clear 0: No change

1: Clear

4.1.4 SA-1 CPU RESET VECTOR (CRV)

Access: Super NES CPU Write Address: **2203H, **2204H Size: 16 bits Initial value: Nonspecific

_	D0	D1	D2	D3	D4	D5	D6	D7
		SA-1 CPU Reset Vector						
2203H	CRV0	CRV1	CRV2	CRV3	CRV4	CRV5	CRV6	CRV7
			r	et Vecto	PU Res	SA-1 C		
2204H 	CRV8	CRV9	CRV10	CRV11	CRV12	CRV13	CRV14	CRV15

4.1.5 SA-1 CPU NMI VECTOR (CNV)

Access: Super NES CPU Write Address: **2205H, **2206H Size: 16 bits Initial value: Nonspecific



4.1.6 SA-1 CPU IRQ VECTOR (CIV)

Access: Super NES CPU Write Address: **2207H, **2208H Size: 16 bits Initial value: Unspecified

	D0	D1	D2	D3	D4	D5	D6	D7
			(Low)	Vector	PU IRC	SA-1 (
2207H	CIVO	CIV1	CIV2	CIV3	CIV4	CIV5	CIV6	CIV7
			(High)	Vector	PU IRQ	SA-1 C		
2208H	CIV8	CIV9	CIV10	CIV11	CIV12	CIV13	CIV14	CIV15

4.1.7 SUPER NES CPU CONTROL (SCNT)

Access: SA-1 CPU Write Address: **2209H Size: 8 bits Initial value: 00H

D7	D6	D5	D4	D3	D2	D1	D0	
SNES CPU IRQ	SNES CPU IVSW	0	SNES CPU NVSW	CMEG3	CMEG2	CMEG1	CMEG0	2209H

Super NES CPU IRQ:	IRQ from SA-1 CPU to Super NES CPU 0: No IRQ interrupt 1: IRQ interrupt
Super NES	
CPU 1V5W:	0: Game pak ROM
	1: Super NES CPU IRQ vector register
Super NES	
CPU NVSW	Super NES CPU NMI vector selection
	U: Game pak HOM 1: Super NES CPU NMI vector register
CMEG0~CMEG3:	Message from SA-1 CPU to Super NES CPU

2

4.1.8 SA-1 CPU INT ENABLE (CIE)

Γ

Access: SA-1 CPU Write Address: **220AH Size: 8 bits Initial value: 00H

_	D7	D6	D5	D4	D3	D2	D1	D0	_
	SNES CPU IRQEN	Timer IRQEN	DMA IRQEN	SNES CPU NMIEN	0	0	0	0	220AH

Super NES

CPU IRQEN:	IRQ control from Super NES CPU to SA-1 CPU 0: Disable 1: Enable
Timer IRQEN:	IRQ control from timer to SA-1 CPU 0: Disable 1: Enable
DMA IRQEN:	IRQ control to SA-1 CPU at end of SA-1 DMA 0: Disable 1: Enable
Super NES CPU NMIEN:	NMI control from Super NES CPU to SA-1 CPU 0: Disable 1: Enable

Γ

4.1.9 SA-1 CPU INT CLEAR (CIC)

Access: SA-1 CPU Write Address: **220BH Size: 8 bits Initial value: 00H

D7	D6	D5	D4	D3	D2	D1	D0	_
SNES CPU IRQCL	Timer IRQCL	DMA IRQCL	SNES CPU NMICL	0	0	0	0	220BH

Super NES

CPU IRQCL:	IRQ clear from Super NES CPU to SA-1 CPU 0: No change 1: Clear
Timer IRQCL:	IRQ clear from timer to SA-1 CPU 0: No change 1: Clear
DMA IRQCL:	IRQ clear to SA-1 CPU at end of SA-1 DMA 0: No change 1: Clear
Super NES CPU NMICL:	NMI clear from Super NES CPU to SA-1 CPU 0: No change 1: Clear

4.1.10 SUPER NES CPU NMI VECTOR (SNV)

Access: SA-1 CPU Write Address: **220CH, **220DH Size: 16 bits Initial value: Nonspecific

_	D0	D1	D2	D3	D4	D5	D6	D7
		\rangle	tor (Low	NMI Vec	S CPU	uper NE	S	
220CH	SNVO	SNV1	SNV2	SNV3	SNV4	SNV5	SNV6	SNV7
	Super NES CPU NMI Vector (High)							
220DH	SNV8	SNV9	SNV10	SNV11	SNV12	SNV13	SNV14	SNV15

4.1.11 SUPER NES CPU IRQ VECTOR (SIV)

Access: SA-1 CPU Write Address: **220EH, **220FH Size: 16 bits Initial value: Nonspecific

_	D0	D1	D2	D3	D4	D5	D6	D7
	Super NES CPU IRQ Vector (Low)							
220EH	SIVO	SIV1	SIV2	SIV3	SIV4	SIV5	SIV6	SIV7
	Super NES CPU (RQ Vector (High)							
220FH	SIV8	SIV9	SIV10	SIV11	SIV12	SIV13	SIV14	SIV15

4.1.12 H/V TIMER CONTROL (TMC)

Access: SA-1 CPU Write Address: **2210H Size: 8 bits Initial value: 00H

D7	D6	D5	D4	D3	D2	D1	D0	_
HVSELB	0	0	0	0	0	VEN	HEN	2210H

HVSELB:	Select HV timer 0: HV Timer 1: Linear Timer
VEN, HEN:	V count enable, H count enable 00: Disable both H and V 01: Enable H only: IRQ at H timer value 10: Enable V only: IRQ at V timer value 11: Enable both H and V: IRQ at H/V timer values

4.1.13 SA-1 CPU TIMER RESTART (CTR)

Access: SA-1 CPU Write Address: **2211H Size: 8 bits Initial value: Nonspecific

D7	D6	D5	D4	D3	D2	D1	D0	_
								2211H

Writing any value to this register restarts the timer at 0.

4.1.14 SET H-COUNT (HCNT)

Access: SA-1 CPU Write Address: **2212H,**2213H Size: 16 bits Initial value: Nonspecific

_	D0	D1	D2	D3	D4	D5	D6	D7
]				t (Low)	H-Coun			
2212H	НО	H1	H2	НЗ	H4	H5	H6	H7
	H-Count (High)							
2213H	H8	0	0	0	0	0	0	0

HV timer: Timer IRQ H count value (0~340) Linear timer: Lower 9 bits of the timer IRQ linear counter (0~511)

4.1.15 SET V COUNT (VCNT)

Access: SA-1 CPU Write Address: **2214H, **2215H Size: 16 bits Initial value: Nonspecific

D7	D6	D5	D4	D3	D2	D1	D0	_
			V-Coun	(Low)]
V7	V6	V5	V4	V3	V2	V1	VO	2214H
			V-Count	(High)				
0	0	0	0	0	0	0	V8	2215H

HV timer: Timer IRQ V count value

NTSC, 0~261 PAL, 0~311

Linear timer: Upper 9 bits of the timer IRQ linear counter (0~511)

4.1.16 SET SUPER MMC BANK C (CXB)

Access: Super NES CPU Write Address: **2220H Size: 8 bits Initial value: 00H

D7	D6	D5	D4	D3	D2	D1	D0	_
СВМ	0	0	0	0	CB2	CB1	CB0	2220H

CBM:

CXH Bank Image Projection

- 1: CXH bank data is copied into addresses 8000H~FFFFH of banks 0XH~1XH (shaded).
- 0: The game pak ROM area ① is copied to addresses 8000H~FFFFH of banks 0XH~1XH.



4.1.17 SET SUPER MMC BANK D (DXB)

Access: Super NES CPU Write Address: **2221H Size: 8 bits Initial value: 01H

D7	D6	D5	D4	D3	D2	D1	_D0	_
DBM	0	0	0	0	CB2	CB1	CB0	2221H

DBM:

DXH Bank Image Projection

- 1: DXH bank data is copied into addresses 8000H~FFFFH of banks 2XH~3XH (shaded).
- 0: The game pak ROM area ② is copied to addresses 8000H~FFFFH of banks 2XH~3XH.



4.1.18 SET SUPER MMC BANK E (EXB)

Access: Super NES CPU Write Address: **2222H Size: 8 bits Initial value: 02H

D7	D6	D5	D4	D3	D2	D1	D0	_
EBM	0	0	0	0	CB2	CB1	CB0	2222H

EBM:

EXH Bank Image Projection

- 1: EXH bank data is copied into addresses 8000H~FFFFH of banks 8XH~9XH (shaded).
- 0: The game pak ROM area ③ is copied to addresses 8000H~FFFFH of banks 8XH~9XH.



4.1.19 SET SUPER MMC BANK F (FXB)

Access: Super NES CPU Write Address: **2223H Size: 8 bits Initial value: 03H

D7	D6	D5	D4	D3	D2	D1	D0	_
FBM	0	0	0	0	CB2	CB1	CB0	2223H

FBM:

FXH Bank Image Projection

- 1: FXH bank data is copied into addresses 8000H~FFFFH of banks AXH~BXH (shaded).
- 0: The game pak ROM area ④ is copied to addresses 8000H~FFFFH of banks AXH~BXH.



4.1.20 SUPER NES CPU BW-RAM ADDRESS MAPPING (BMAPS)

Access: Super NES CPU Write Address: **2224H Size: 8 bits Initial value: 00H

D7	D6	D5	D4	D3	D2	D1	D0	
0	0	0	SBM4	SBM3	SBM2	SBM1	SBM0	2224H

SBM0~4: BW-RAM Address Image Mapping for Super NES CPU

The BW-RAM image to be mapped to addresses 6000H~7FFFH of banks 00H~3FH and 80H~BFH is user selectable from 00~1F.



Note: The same image is mapped to all areas, (i.e., 00:6000H~00:7FFFH, 01:6000H~01:7FFFH BF:6000H~BF:7FFFH).
4.1.21 SA-1 CPU BW-RAM ADDRESS MAPPING (BMAP)

Access: SA-1 CPU Write Address: **2225H Size: 8 bits Initial value: 00H

D7	D6	D5	D4	D3	D2	D1	D0	
SW46	CBM6	CBM5	CBM4	CBM3	CBM2	CBM1	CBM0	2225H
01110	ODIVIO	ODIVIS	ODIVIT	ODIVIO	ODIVIZ	ODIVIT		

CBM0~CBM6: BW-RAM Address Image Mapping for SA-1 CPU

This selects the BW-RAM image to be mapped to the SA-1 CPU at addresses 6000H~7FFFH of banks 00H~3FH and 80H~BFH.

SW46:

- Specifies the BW-RAM source to be projected
 - 0: Banks 40H~43H are displayed in 32 blocks using CBM0~CBM4.
 - 1: Banks 60H~6FH are displayed in 128 blocks using CBM0~CBM6.



Note: The same image is mapped to all areas, (i.e., 00:6000H~00:7FFFH, 01:6000H~01:7FFFH BF:6000H~BF:7FFFH).

4.1.22 SUPER NES CPU BW-RAM WRITE ENABLE (SBWE)

Access: Super NES CPU Write Address: **2226H Size: 8 bits Initial value: 00H

D7	D6	D5	D4	D3	D2	D1	D0	_
SWEN	0	0	0	0	0	0	0	2226H

SWEN: Cancels BW-RAM write protection from Super NES CPU

0: Protect 1: Write enable

4.1.23 SA-1 CPU BW-RAM WRITE ENABLE (CBWE)

Access: SA-1 CPU Write Address: **2227H Size: 8 bits Initial value: 00H

D7	D6	D5	D4	D3	D2	D1	D0	
CWEN	0	0	0	0	0	0	0	2227H

CWEN: Cancels BW-RAM write protection from SA-1 CPU

0: Protect 1: Write enable

4.1.24 BW-RAM WRITE-PROTECTED AREA (BWPA)

Access: Super NES CPU Write Address: **2228H Size: 8 bits Initial value: FFH

_	D7	D6	D5	D4	D3	D2	D1	D0	
	0	0	0	0	BWP3	BWP2	BWP1	BWP0	2228H

BWP0~3:	BW-RAM Write Protected Area Setting
---------	--

				BW-RAM Write Protec	ted Area
BWP3	BWP2	BWP1	BWP0	Area	Size (bits)
0	0	0	0	400000 - 4000FF	2K
0	0	0	1	400000 - 4001FF	4K
0	0	1	0	400000 - 4003FF	8K
0	0	1	1	400000 - 4007FF	16K
0	1	0	0	400000 - 400FFF	32K
0	1	0	1	400000 - 401FFF	64K
0	1	1	0	400000 - 403FFF	128K
0	1	1	1	400000 - 407FFF	256K
1	0	0	0	400000 - 40FFFF	512K
1	0	0	1	400000 - 41FFFF	1M
1	0	1	0	400000 - 43FFFF	2M

At start-up, all areas are write-protected.

4.1.25 SA-1 I-RAM WRITE PROTECTION (SIWP)

Access: Super NES CPU Write Address: **2229H Size: 8 bits Initial value: 00H

D7	D6	D5	D4	D3	D2	D1	_D0	
SIWP7	SIWP6	SIWP5	SIWP4	SIWP3	SIWP2	SIWP1	SIWP0	2229H

SIWP0~7:

SA-1 I-RAM Write Protection Setting

0: Write disable 1: Write enable

SIWP0:	Sets 3000H ~ 30FFH
SIWP1:	Sets 3100H ~ 31FFH
SIWP2:	Sets 3200H ~ 32FFH
SIWP3:	Sets 3300H ~ 33FFH
SIWP4:	Sets 3400H ~ 34FFH
SIWP5:	Sets 3500H ~ 35FFH
SIWP6:	Sets 3600H ~ 36FFH
SIWP7:	Sets 3700H ~ 37FFH



4.1.26 SA-1 I-RAM WRITE PROTECTION (CIWP)

Access: SA-1 CPU Write Address: **222AH Size: 8 bits Initial value: 00H

D7	D6	D5	D4	D3	D2	D1	D0	
CIWP7	CIWP6	CIWP5	CIWP4	CIWP3	CIWP2	CIWP1	CIWP0	222AH

CIWP0~CIWP7: SA-1 I-RAM write protection setting

0: Write disable 1: Write enable

CIWP0:	Sets 3000H ~ 30FFH 0000H ~ 00FFH
CIWP1:	Sets 3100H ~ 31FFH
	0100H ~ 01FFH
CIWP2:	Sets 3200H ~ 32FFH
	0200H ~ 02FFH
CIWP3:	Sets 3300H ~ 33FFH
	0300H ~ 03FFH
CIWP4:	Sets 3400H ~ 34FFH
	0400H ~ 04FFH
CIWP5:	Sets 3500H ~ 35FFH
	0500H ~ 05FFH
CIWP6:	Sets 3600H ~ 36FFH
	0600H ~ 06FFH
CIWP7:	Sets 3700H ~ 37FFH
	0700H ~ 07FFH



4.1.27 DMA CONTROL (DCNT)

Access: SA-1 CPU Write Address: **2230H Size: 8 bits Initial value: 00H

D7	D6	D5	D4	D3	D2	D1	D0	_
DMAEN	DPrio	CDEN	CDSEL	0	DD	SD1	SD0	2230H
DMAE	N:	DN	1A Enabl	le Contro	ol			
		0:	DMA dis	able				

1: DMA enable DPrio: Processing priority between SA-1 CPU and DMA 0: SA-1 CPU priority 1: DMA priority DD: Destination device 0: SA-1 I-RAM 1: BW-RAM

SD0, SD1: Source Device

SD1	SD0	Device
0	0	Game Pak ROM
0	1	BW-RAM
1	0	SA-1 I-RAM

CDEN:

DMA mode selection

0: Normal DMA

1: Character conversion DMA

CDSEL: Character conversion DMA type

0: SA-1 CPU \rightarrow SA-1 I-RAM write (CHR conv 2)

1: BW-RAM \rightarrow SA-1 I-RAM transfer (CHR conv 1)

4.1.28 CHARACTER CONVERSION DMA PARAMETERS (CDMA)

Access: SA-1 CPU/Super NES CPU Write Address: **2231H Size: 8 bits Initial value: 00H

D7	D6	D5	D4	D3	D2	D1	D0	
CHDEND	0	0	SIZE2	SIZE1	SIZE0	CB1	CB0	2231H

CB0 and CB1:

Character conversion DMA color mode

CB1	CB0	Character Format
0	0	8 Bit/Dot
0	1	4 Bit/Dot
1	0	2 Bit/Dot
1	1	

SIZE 0~2:

Number of virtual VRAM horizontal characters

SIZE2	SIZE1	SIZE0	Number of Characters
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32

CHDEND:

End character conversion 1

When character conversion 1 is completed, CHDEND is set to "1" by the Super NES CPU.

4.1.29 DMA SOURCE DEVICE START ADDRESS (SDA)

Access: Super NES CPU/SA-1 CPU Write Address: **2232H ~ **2234H Size: 24 bits Initial value: Nonspecific

D7	D6	D5	D4	D3	D2	D1	D0	
	DMA	Source [Device A	Start A	ddress (l	ow)		
DSA7	DSA6	DSA5	DSA4	DSA3	DSA2	DSA-1	DSA0	2232H
	DMA S	ource De	evice A S	Start Add	lress (Mi	ddle)		
DSA-15	DSA-14	DSA-13	DSA-12	DSA-11	DSA-10	DSA9	DSA8	2233H
	DMA	Source [Device A	Start Ac	dress (I	ligh)		
DSA23	DSA22	DSA21	DSA20	DSA-19	DSA-18	DSA-17	DSA-16	2234H

DSA0-DSA23: DMA source device A start address

Data should be stored to the SDA registers in the order of Low \rightarrow Middle \rightarrow High.

4.1.30 DMA DESTINATION START ADDRESS (DDA)

Access: Super NES CPU/SA-1 CPU Write Address: **2235H ~ **2237H Size: 24 bits Initial value: Nonspecific

D7	D6	D5	D4	D3	D2	D1	D0	
	DMA [Destinati	on Devic	e Start /	Address	(Low)		
DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	2235H
	DMA De	stinatior	Device	Start Ac	dress (N	/liddle)		
DDA15	DDA14	DDA13	DDA12	DDA11	DDA10	DDA9	DDA8	2236H
	DMA D	estinatio	n Devic	e Start A	ddress	(High)		
DDA23	DDA22	DDA21	DDA20	DDA19	DDA18	DDA17	DDA16	2237H

DDA0-DDA23: DMA destination device start address

When transmitting to SA-1 I-RAM, DMA transfer is initiated by the write to register 2236H.

When transmitting to BW-RAM, DMA transfer is initiated by the write to register 2237H.

Data should be stored to the DDA registers in the order of Low \rightarrow Middle \rightarrow High.

4.1.31 DMA TERMINAL COUNTER (DTC)

Access: SA-1 CPU Write Address: **2238H, **2239H Size: 16 bits Initial value: Nonspecific

	D7	D6	D5	D4	D3	D2	D1	D0	_
Γ			DMA	Termina	Counte	r (Low)			
	T7	T6	T5	T4	ТЗ	T2	T1	то	2238H
Γ			DMA	Terminal	Counte	r (High)			
	T15	T14	T13	T12	T11	T10	T 9	· T8	2239H

T0-T15: Number of bytes (1 ~ 65535) for DMA transmission

4.1.32 BW-RAM BIT MAP FORMAT (BBF)

Access: SA-1 CPU Write Address: **223FH Size: 8 bits Initial value: 00H

D7	D6	D5	D4	D3	D2	D1	D0	_
SEL42								223FH

SEL42: BW-RAM bitmap logical space format setting from the perspective of the SA-1 CPU 0: 16 color mode (4 bits/dot) 1: 4 color mode (2 bits/dot)

4.1.33 BIT MAP REGISTER FILE (BRF)

Access: SA-1 CPU Write Address: **2240H ~ **224FH Size: 16 bytes Initial value: Nonspecific

	D0	D1	D2	D3	D4	D5	D6	D7		
			e 0	gister File	map Reg	Biti				
2240H	BM00	BM01	BM02	ВМОЗ	BM04	BM05	BM06	BM07		
		Bitmap Register File 1								
2241H	BM10	BM11	BM12	BM13	BM14	BM15	BM16	BM17		
		Bitmap Register File 2								
2242H	BM20	BM21	BM22	BM23	BM24	BM25	BM26	BM27		
			e 3	gister Fil	map Re	Bit				
2243H	BM30	BM31	BM32	BM33	BM34	BM35	BM36	BM37		
			e 4	gister Fil	map Reg	Bit				
2244H	BM40	BM41	BM42	BM43	BM44	BM45	BM46	BM47		
			e 5	ģister Fil	map Re	Bit				
2245H	BM50	BM51	BM52	BM53	BM54	BM55	BM56	BM57		
		Bitmap Register File 6								
2246H	BM60	BM61	BM62	BM63	BM64	BM65	BM66	BM67		
			e 7	gister File	map Reg	Biti				
2247H	BM70	BM71	BM72	BM73	BM74	BM75	BM76	BM77		

Figure 1-4-4 Bitmap Register Files 0 ~ 7

	Bitr	nap Reg	ister File	8			004014	
BM87 BM86	BM85	BM84	BM83	BM82	BM81	BM80	2248H	
Bitmap Register File 9								
BM97 BM96	BM95	BM94	BM93	BM92	BM91	BM90	2249H	
	Bitr	nap Reg	ister File	A				
BMA7 BMA6	BMA5	BMA4	BMA3	BMA2	BMA1	BMA0	224AH	
	Bitr	nap Reg	ister File	B			00 (DL)	
BMB7 BMB6	BMB5	BMB4	BMB3	BMB2	BMB1	BMB0	224BH	
	Bitr	nap Reg	ister File	С				
BMC7 BMC6	BMC5	BMC4	BMC3	BMC2	BMC1	BMC0	224CH	
	Bitr	nap Reg	ister File	D			004514	
BMD7 BMD6	BMD5	BMD4	BMD3	BMD2	BMD1	BMD0	224DH	
	Bitr	nap Reg	ister File	Ε				
BME7 BME6	BME5	BME4	BME3	BME2	BME1	BME0	224EH	
	Bitr	nap Reg	ister File	F				
BMF7 BMF6	BMF5	BMF4	BMF3	BMF2	BMF1	BMF0	224FH	

Figure 1-4-5 Bitmap Register Files 8 ~ FF

I

BRF0 ~ BRF7:	Buffer 1

BRF8 ~ BRFF:	Buffer 2

4.1.34 ARITHMETIC CONTROL (MCNT)

Access: SA-1 CPU Write Address: **2250H Size: 8 bits Initial value: 00H

D7	D6	D5	D4	D3	D2	D1	D0	_
0	0	0	0	0	0	ACM	M/D	2250H

Types of M/D and ACM arithmetic operations

ACM	M/D	TYPE OF OPERATION
0	0	Multiplication
0	1	Division
1	0	Cumulative Sum

NOTE: Store a "1" in ACM to clear the result register during cumulative sum operations.

4.1.35 ARITHMETIC PARAMETERS: MULTIPLICAND/DIVIDEND (MA)

Access: SA-1 CPU Write Address: **2251H, **2252H Size: 16 bits Initial value: Nonspecific

D7	D6	D5	D4	D3	D2	D1	D0	_
	Arithme	tic Parar	neters: N	Aultiplica	nd/Divid	end (Lo	w)	005411
MA7	MA6	MA5	MA4	МАЗ	MA2	MA1	MAO	2251H
	Arithmet	ic Paran	eters: N	lultiplica	nd/Divid	end (Hig	h)	
MA15	MA14	MA13	MA12	MA11	MA10	MA9	MA8	2252H

MA0-MA15: Multiplicand/Dividend setting (signed 16-bit data)

The data contained in MA0~MA15 is saved even after it is acted upon. The register does not need to be reset, when used for multiplication. When used for division, however, the register must be reset each time.

4.1.36 ARITHMETIC PARAMETERS: MULTIPLIER/DIVISOR (MB)

Access: SA-1 CPU Write Address: **2253H,**2254H Size: 16 bits Initial value: Nonspecific

_	D0	D1	D2	D3	D4	D5	D6	D7
		or (Low)	er/Divis	: Multipl	rameters	netic Pa	Arithr	
2253H	MB0	MB1	MB2	МВЗ	MB4	MB5	MB6	MB7
1		r (High)	er/Diviso	Multipli	ameters	ietic Par	Arithm	
2254H 	MB8	MB9	MB10	MB11	MB12	MB13	MB14	MB15

MB0-MB15:

Multiplier/divisor setting

- Signed data when used for multiplication
- Unsigned data when used for division

The arithmetic operation is executed following a write to register 2254H.

The multiplier/divisor must be reset each time an operation is performed.

4.1.37 VARIABLE-LENGTH BIT PROCESSING (VBD)

Access: SA-1 CPU Write Address: **2258H Size: 8 bits Initial value: Nonspecific

D7	D6	D5	D4	D3	D2	D1	D0	_
HL	0	0	0	VB3	VB2	VB1	VB0	2258H

HL:

Variable-length data read mode

1: Auto-increment mode

0: Fixed mode

VB0-VB3:

Significant $\ensuremath{\mathbb{E}}^t$ length of data previously stored

VB3	VB2	VB1	VB0	Data Length (bits)
0	0	0	0	16
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	14
1	1	1	1	15

4.1.38 VARIABLE-LENGTH BIT GAME PAK ROM START ADDRESS (VDA)

Access: SA-1 CPU Write Address: **2259H-**225BH Size: 24 bits Initial value: Nonspecific

_	D0	D1	D2	D3	D4	D5	D6	D7
005011	ow)	dress (L	Start Ac	ak ROM	Game P	ngth Bit	able-Le	Var
2259H	VAO	VA1	VA2	VA3	VA4	VA5	VA6	VA7
005411	ddle)	ress (Mi	start Add	ROM S	ame Pal	gth Bit G	ble-Leng	Varia
225AH	VA8	VA9	VA10	VA11	VA12	VA13	VA14	VA15
	ligh)	dress (F	Start Ad	ak ROM	Ģame Pa	hgth Bit	able-Lei	Vari
225BH	VA16	VA17	VA18	VA19	VA20	VA21	VA22	VA23

VA0-VA23: Game Pak ROM variable-length bit area start address setting.

Variable-length bit execution begins with a write to register 225BH.

4.1.39 SUPER NES CPU FLAG READ (SFR)

Access: Super NES CPU Read Address: **2300H Size: 8 bits

D7	D6	D5	D4	D3	D2	D1	D0		
SA-1 CPU IRQ	IVSW	CHDMA IRQ	NVSW	CMEG3	CMEG2	CMEG1	CMEG0	2300H	
SA-1 C	PU IRQ	: IRC) flag fro 0: No 1: IRC	m SA-1 IRQ	CPU				
IVSW:	IVSW: Super NES CPU IRQ vector setting 0: Game pak ROM data 1:SIV register data								
CHDM	CHDMA IRQ: Character conversion DMA IRQ flag 0: No IRQ 1: IRQ (character conversion 1 stand-by)								
NVSW: Super NES CPU NMI vector setting 0: Game pak ROM data 1: SNV register data									
CMEG	0-CMEG	i3: Me	ssage p	ort from	SA-1 CF	PU: 0~15	;		
NOTE:	NOTE: Reading this register does not clear its contents.								

.

4.1.40 SA-1 CPU FLAG READ (CFR)

ľ

Access: SA-1 CPU Read Address: **2301H Size: 8 bits

D7	D6	D5	D4	D3	D2	D1	D0	
SNES CPU IRQ	Timer IRQ	DMA IRQ	SNES CPU NMI	SMEG3	SMEG2	SMEG1	SMEG0	2301H
Super I CPU IF	NES RQ:	IRC	0 flag fro 0: No 1: IRQ	om Supei IRQ	NES C	PU		
Timer IRQ: IRQ flag from timer. 0: No IRQ 1: IRQ								
DMA IF	RQ:	IRC	0 flag at 0: No 1: IRQ	the end IRQ (end of	of DMA DMA)			
Super I CPU N	NES MI:	NM	ll flag fro 0: No 1: NM	om Supe NMI I	r NES C	PU		
SMEG)-SMEG	3: Me	ssage p	ort from	Super N	ES CPU	: 0~15	
NOTE:	Readin	g this re	gister do	pes not c	lear its c	contents.		

100

4.1.41 H-COUNT READ (HCR)

Access: SA-1 CPU Read Address: **2302H, **2303H Size: 16 bits

D7	D6	D5	D4	D3	D2	D1	D0	_
		Time	r H-Cou	nt Read	(Low)]
H7	H6	H5	H4	НЗ	H2	H1	НО	2302H
		Timer	H-Cour	it Read	(High)]
							H8	2303H

H0-H8:

HV timer:H-count (dots,0~340) read Linear timer: Lower 9-bit count (0~511) read

All HV counter values are latched when register 2302H is read.

4.1.42 V-COUNT READ (VCR)

Access: SA-1 CPU Read Address: **2304H, **2305H Size: 16 bits

D7	D6	D5	D4	D3	D2	D1	D0	_
		Time	r V-Cour	ht Read	(Low)			
V7	V6	V5	V4	V3	V2	V1	VO	2304H
		Time	r V-Cour	t Read	(High)	[
							V8	2305H

V0-V8:

HV timer:V-count (lines) read NTSC, 0~261 PAL, 0~311 Linear timer: Upper 9-bit counter value (0~511) read

4.1.43 ARITHMETIC RESULT [PRODUCT/QUOTIENT/ACCUMULATIVE SUM] (MR)

Access: SA-1 CPU Read Address: **2306H ~ **230AH Size: 40 bits

D7	D6	D5	D4	D3	D2	D1	D0	
Read	Arithme	etic Resu	ılt (produ	ict/quoti	ent/cum	ulative su	im) W0	
D7	D6	D5	D4	D3	D2	D1	D0	2306H
Read	Arithme	etic Resu	ılt (produ	uct/quoti	ent/cumi	ulative si	um) W1	
D15	D14	D13	D12	D11	D10	D9	D8	2307H
Read	Arithme	ic Resul	t (produ	t/remair	nder/cum	ulative s	sum) W2	2
D23	D22	D21	D20	D19	D18	D17	D16	2308H
Read	Arithmet	ic Resul	t (produc	t/remair	ider/cum	julative s	șum) W3	}
D31	D30	D29	D28	D27	D26	D25	D24	2309H
	Read	Arithme	tic Resu	lt (cumu	lative su	m) W4		
D39	D38	D37	D36	D35	D34	D33	D32	230AH

D0-D39:

Arithmetic result

Multiplication: 16 (S) x 16 (S) = 32 (S)...D0-D31 Division: 16 (S) 16 (U) = 16 (S) ...D0-D15 Remainder: 16 (U) ...D16-D31

Cumulative Sum: $\Sigma(16 (S) \times 16 (S)) = 40 (S)$...D0-D39

4.1.44 ARITHMETIC OVERFLOW FLAG (OF)

Access: SA-1 CPU Read Address: **230BH Size: 8 bits

D7	D6	D5	D4	D3	D2	D1	D0	_
OF								230BH

OF:

Overflow flag 1: Overflow 0: No overflow

4.1.45 VARIABLE-LENGTH DATA READ PORT (VDP)

Access: SA-1 CPU Read Address: **230CH, **230DH Size: 16 bits

_	D0	D1	D2	D3	D4	D5	D6	D7
		Variable-Length Data Read Port (Low)						
230CH	VDO	VD1	VD2	VD3	VD4	VD5	VD6	VD7
	Variable-Length Data Read Port (High)							
230DH	VD8	VD9	VD10	VD11	VD12	VD13	VD14	VD15

VD0-VD15: The 16-bit data resulting from barrel-shifting the values stored in the VBD register (**2258H).

4.1.46 VERSION CODE REGISTER (VC)

Γ

Access: Super NES CPU Read Address: **230EH Size: 8 bits

D	7	D6	D5	D4	D3	D2	D1	D0	
vc	7	VC6	VC5	VC4	VC3	VC2	VC1	VC0	230EH

VC0 ~ VC7: SA-1 Device Version

Chapter 5 Multi-Processor Processing

5.1 MULTI-PROCESSOR SYSTEM

The Super Accelerator System (SAS) is a multi-processor system in which two MPUs (the Super NES CPU and the SA-1 CPU) operate in parallel. The Super NES CPU performs as the main processor, controlling execution of the SA-1 CPU. The SA-1 CPU cannot control Super NES CPU operations. This main/sub relationship is a hardware arrangement. Software can be used to manipulate flags and interrupts to use the faster SA-1 CPU as the main processor.

5.2 STARTING AND STOPPING THE SA-1 CPU

When power is applied to the Super NES control deck or its reset button is pressed, the SA-1 CPU is placed in its "stop" state. The Super NES CPU manipulates SA-1 internal registers to start and stop the SA-1 CPU as directed by software.

5.2.1 STARTING THE SA-1 CPU

The Super NES CPU sets the SA-1 CPU program start address into the RV register (2203H, 2204H) and resets the SA-1 CPU RES bit of the CCNT register (2200H) to "0" to initiate SA-1 CPU processing from the address set in the RV register.

5.2.2 STOPPING THE SA-1 CPU

When the Super NES CPU sets the SA-1 CPU RES bit of the CCNT register (2200H) to "1", the SA-1 CPU stops processing and is placed in stop status.

5.3 MPU HANDSHAKES

Because the Super NES CPU and SA-1 CPU collaborate in processing programs, the SAS defines the following handshakes between the two MPUs.

5.3.1 INTERRUPTS

The Super NES CPU and SA-1 CPU can each transmit interrupts such as IRQ and NMI to each other, as listed in the following table.

Interrupt type	Direction	Register Set
IRQ	$S \rightarrow C$	CCNT (2200H), SA-1 CPU IRQ bit = 1
NMI	$S \rightarrow C$	CCNT (2200H), SA-1 CPU NMI bit = 1
IRQ	$C \rightarrow S$	SCNT (2209H), Super NES CPU IRQ bit = 1,
NMI	$C \rightarrow S$	Not possible

Table 1-5-1Types of Interrupts

An NMI interrupt cannot be sent from the SA-1 CPU to the Super NES CPU.

The MPU being interrupted identifies the source of the interrupt and clears the interrupt when the source is the other MPU.

Interrupt type	Direction	Interrupt Identification	Clear Register
IRQ	$S \rightarrow C$	CFR (2301H) Super NES CPU IRQ bit	CIC (220BH) Super NES CPU IRQCL bit=1
NMI	$S \rightarrow C$	CFR (2301H) Super NES CPU NMI bit	CIC (220BH) Super NES CPU NMI CL bit =1
IRQ	$C \rightarrow S$	SFR (2300H) SA-1 CPU IRQ bit	SIC (2202H) SA-1 CPU IRQCL bit = 1

 Table 1-5-2
 Interrupt Identification and Clear

To temporarily block interrupts, they can be masked in an MPU.

Table 1-5-3Interrupt Mask

A masked interrupt becomes active after the mask is cancelled. To prevent this interrupt when the mask is cancelled, the programmer may use the interrupt identification registers, described in the table on the previous page, to identify an interrupt, then clear that interrupt before cancelling the mask.

5.3.2 MESSAGE

A four-bit message can be sent along with an interrupt signal between the MPUs, as described in the table below.

Interrupt Type	Direction	Register Sending the Message	Register Receiving the Message
IRQ	$S \rightarrow C$	CCNT (2200H), SMEG0~3	SFR (2300H) CMEG0~3
NMI	$S \rightarrow C$	CCNT (2200H) SMEG0~3	SFR (2300H) CMEG0~3
IRQ	$C \rightarrow S$	SCNT (2209H) CMEG0~3	CFR (2301H) SMEG0~3

Table 1-5-4

Sending and Receiving a Message

5.4 SHARED MEMORY

Since SA-1 I-RAM can be accessed by both MPUs, a section of the SA-1 I-RAM can be used as a command exchange window. This window can be used in lieu of an interrupt to perform a handshake between the two MPUs. It also allows more command information to be sent than is possible with a "message", described previously. The size of shared memory in SA-1 I-RAM can be assigned by each program.

The SA-1 has a collision-control circuit for memory access, so that simultaneous read/write access by both MPUs does not cause any problems. If simultaneous access does occur, the Super NES CPU has priority access and the SA-1 CPU is put on hold.

The BW-RAM also has an area assigned to joint access and can be used as shared memory as well. However, it is generally best to use SA-1 I-RAM due to the RAM access speed (operating speed) and because BW-RAM cannot be used during character conversion DMA.

5.5 VECTOR SWITCHING

Parts of the Super NES CPU and SA-1 CPU vectors are registers in the SAS. This permits situation dependant multiple routines to be used. For example, interrupt processing can be expedited by preparing multiple IRQ routines in advance and setting the IRQ interrupt destination address in response to game situations.

Vector Type	Destination Setting	Valid/Invalid Selection Bits
Super NES CPU NMI	SNV (220CH, 220DH)	SCNT Super NES CPU NVSW bit
Super NES CPU IRQ	SIV (220EH, 220FH)	SCNT Super NES CPU IVSW bit
SA-1 CPU reset	CRV (2203H, 2204H)	Always valid
SA-1 CPU NMI	CNV (2205H, 2206H)	Always valid
SA-1 CPU IRQ	CIV (2207H, 2208H)	Always valid

Vectors which can be specified in registers include the following.

 Table 1-5-5
 Situation Dependant Vectors

When the Super NES CPU register setting vector is set to invalid, the program jumps to the address indicated in ROM.

5.6 SA-1 CPU CORE

The SA-1 core CPU is the same 16-bit CPU (65C816) used in the Super NES CPU and can execute all the Super NES instructions. The differences between the SA-1 CPU and Super NES CPU cores are as follows:

5.6.1 VECTORS

The reset, NMI, IRQ and other vectors registered in the M-ROM are for the Super NES CPU. The SA-1 CPU vectors must be set separately. The SA-1 CPU vectors should be set in the following registers using the Super NES CPU.

Reset vector:RV (2203H, 2204H)NMI vector:CNV (2205H, 2206H)IRQ vector:CIV (2207H, 2208H)Other vectors:Same as the Super NES CPU (M-ROM data)

5.6.2 SA-1 CPU WAIT

The SA-1 CPU operates at 10.74 MHz, but a wait cycle may be introduced when some commands and functions are executed, or when it is accessed by the Super NES CPU. This happens when:

1. the following instructions are executed:

RTS, RTI, RTL, JMP (a), JML (a), JMP a, JMP al, JMP (a,x), JSR (a,x), JSR a, JSL al, BRA cop

2. the destination address of the following commands is odd:

BPL, BMI, BVC, BVS, BRA, BCC, BCS, BNE, BEQ, BRL

- 3. data is read from Game Pak ROM or BW-RAM.
- 4. the SA-1 CPU, Super NES CPU or the Super NES CPU's DMA access the same device (Game Pak ROM, BW-RAM, or SA-1 I-RAM) simultaneously.
- 5. the BW-RAM write buffer is full when writing to BW-RAM.
- 6. the source of the SA-1 DMA transmission is Game Pak ROM

5.7 OPERATION MODES

The SA-1 does not have special registers for setting the operation mode. The Super NES CPU is always in program execution state and controls the SA-1 CPU operations (start and stop).

The remainder of this chapter introduces representative relationships between the Super NES CPU and SA-1 CPU operations. They are examples and do not represent the entire SAS operation modes.

5.7.1 ACCELERATOR MODE

In the accelerator mode, the SA-1 CPU is used only to handle the highload part of the program as subroutines. While the SA-1 CPU is processing, the Super NES CPU waits, in a loop, for the end of this processing. When the SA-1 CPU finishes processing, it informs the Super NES CPU by an interrupt, as illustrated below.



Figure 1-5-1 Accelerator Mode

In the accelerator mode, the process flow is like a single-thread and it is easy to avoid programming errors. This mode is suitable for utilizing the speed of SA-1 without much complexity. On the other hand, it is not very efficient due to MPU stop and loop time.

5.7.2 PARALLEL PROCESSING MODE

The parallel processing mode is a multi-processing mode in which both MPUs are operating simultaneously and are synchronized by hand-shakes. Both MPUs can freely access memory thanks to the SA-1's auto-matic collision control.

The handshake between MPUs is achieved by using interrupt signals and shared memory.

The SA-1 CPU can process the program while the Super NES CPU is processing the multi-use DMA, as demonstrated below.



Figure 1-5-2 Parallel Processing Mode

In the parallel processing mode the highest processing efficiency can be achieved, as both MPUs operate without waiting for one anther. However, the process flow is complicated and more care must be taken to avoid programming errors, unsuccessful handshakes, and crashes.

5.7.3 MIXED PROCESSING MODE

In the mixed processing mode, the SA-1 CPU can be used as a Super NES CPU accelerator during parallel processing in the parallel processing mode. In the SA-1, an operation mode is nothing more than program architecture, therefore, this type of processing is possible.



Figure 1-5-3 Mixed Processing Mode

5.8 OPERATING MODES AND PROCESSING SPEEDS

The operating speed of the SA-1 CPU in each of the SA-1 operating modes is as follows.

SA-1 Operation Mode	SA-1 CPU Operating Speed	Memory Used by SA- 1 CPU	Super NES CPU Operations	Memory Used by Super NES CPU
Accelerator	10.74MHz	Game Pak ROM SA-1 I-RAM	Loop program	WRAM
	10.74MHz	Game Pak ROM	Multi- purpose DMA	Other than Game Pak RAM
Parallel Processing	10.74MHz	SA-1 I-RAM	Multi- purpose DMA	Other than SA-1 I-RAM
	5.37MHz	Game Pak ROM	Multi- purpose DMA	Game Pak ROM
	5.37MHz	Game Pak ROM	Normal operations	Game Pak ROM
	10.74MHz	SA-1 I-RAM	Normal operations	Game Pak ROM
	10.74MHz	Game Pak ROM SA-1 I-RAM	Normal operations	WRAM

Table 1-5-6Operating Modes and Processing Speeds

Chapter 6 Character Conversion

6.1 INTRODUCTION TO CHARACTER CONVERSION

The SA-1 contains a function for converting VRAM data stored in virtual bitmap format on BW-RAM and SA-1 I-RAM to Super NES PPU character format VRAM data.

Rotation, enlargement, and reduction of screen data and 3-D displays, such as polygons, are performed readily when the data is stored in bitmap format. Data compression can also be done more efficiently when the data to be compressed is stored in bitmap format.

6.1.1 BITMAP FORMAT

"Bitmap format" refers to a data format where one address is assigned to each pixel (dot) on the screen. The SA-1 uses byte-long addresses. The effective data length is 2 bits in the 4 color mode and 4 bits in the 16 color mode. The remaining bits in the byte are ignored.

The Super NES PPU is incapable of directly processing bitmap data. The SA-1 includes a function which converts bitmap data to Super NES PPU character formatted data using DMA.

6.2 CHARACTER CONVERSION FUNCTIONS

The SA-1 has two character conversion functions for converting bitmap data to character data (Character Conversion 1 and Character Conversion 2).

6.2.1 CHARACTER CONVERSION 1

Character Conversion 1 sends bitmapped data contained on BW-RAM to the VRAM of the Super NES PPU and displays it on the screen by simultaneously performing the DMA function in the SA-1 and Super NES general purpose DMA, as demonstrated below.





Character conversion 1 uses the buffer area in SA-1 I-RAM to convert and transmit data to the VRAM of the Super NES PPU. The buffer can be a maximum of 128 bytes (256 color mode) or 32 bytes minimum (4 color mode).

6.2.2 CHARACTER CONVERSION 2

Character conversion 2 is used when the bitmap data is in SA-1 I-RAM or game pak ROM, or when the game pak is configured without BW-RAM,





6.3 BITMAP ACCESS

The bitmap data storage area (virtual VRAM) is normally assigned to BW-RAM. Bitmap data is compressed (packed) and stored in BW-RAM as illustrated below.



Figure 1-6-3 Compressed Bitmap Data

6.3.1 BW-RAM IMAGE PROJECTION

Within the SA-1, the BW-RAM image is projected into $6 \times H$ banks in the SA-1 CPU's memory map. When BW-RAM is accessed in these $6 \times H$ banks, it can be accessed at one pixel per byte in either the 4 color or 16 color modes.

 6FH	60H	43H 40H	
Bitmap Acce Area	15.5	BW-RAM Area	
	Image Pro	jection	
Unpacked Acc	cess	Packed Access	0000H

Figure 1-6-4 Bitmap Image Projection

For 64 Kbit BW-RAM: BW-RAM Bitmap (16 color) / Bitmap (4 color) 40:0000H~40:1FFFH \Rightarrow 60:0000H~60:3FFFH / 60:0000H~60:7FFFH For 256 Kbit BW-RAM: BW-RAM Bitmap (16 color) / Bitmap (4 color) 40:0000H~40:7FFFH \Rightarrow 60:0000H~60:FFFFH / 60:0000H~61:FFFFH For 2 Mbit BW-RAM: BW-RAM Bitmap (16 color) / Bitmap (4 color) 40:0000H~43:FFFFH \Rightarrow 60:0000H~67:FFFFH / 60:0000H~6F:FFFFH

In the 256 color mode, the bitmap data is copied directly on the BW-RAM area.

6.3.2 BW-RAM DATA EXPANSION

The compressed BW-RAM data is expanded sequentially and assigned from address 60:0000H. This is demonstrated in the figure below. All areas of BW-RAM are expanded during this operation and no special register is provided for designating the expanded area. Therefore, when only a partial area of BW-RAM is used for virtual VRAM, the bitmap area corresponding to the area assigned as virtual VRAM must be accessed.



Figure 1-6-5 Bitmap Data Expansion

The color mode of the bitmap access area is set in bit SEL42 of the BBF register (223FH).

SEL42 = 0: 16 color mode

SEL42 = 1:4 color mode

	VF	RAM Horizontal	Size (n dots)		
dots) ↓ dots)	x	x+1	x+2	x+3	x+n-1
e l	x+n	x+n+1	x+n+2	x+n+3	x+2n-1
al Size	x+2n	x+2n+1	x+2n+2	x+2n+3	x+3n-1
			(
	x+(m-1)n	x+(m-1)n+1	x+(m-1)n+2	x+(m-1)n+3	x+mn-1

The bitmap area is configured as follows.

Figure 1-6-6 Memory Addresses for the Bitmap Area

The variable "x" indicates the start address of the bitmap area in virtual VRAM. The variable "n" is the horizontal size (dots) of VRAM and "m" is the vertical size (dots) of VRAM. Variable "n" can be specified in bits SIZE0~2 of the CDMA register (2231H), as demonstrated below. No register is provided for specifying vertical size "m". Vertical size can be set within the limits of BW-RAM size as a function of internal program logic. Variable "m" is processed in character units and must be a multiple of eight.

SIZE0	SIZE1	SIZE2	Horizontal Character Number
. 0	0	0	1 (8 dots)
0	0	1	2 (16 dots)
0	1	0	4 (32 dots)
0	1	<u> </u>	8 (64 dots)
1	0	0	16 (128 dots)
1	0	1	32 (256 dots)

Table 1-6-1

Horizontal Size of VRAM (CDMA Register)
6.4 CHARACTER CONVERSION 1, DETAILED DESCRIPTION

Character conversion 1 is used to convert the bitmap screen data in BW-RAM to Super NES PPU character formatted VRAM data, with SA-1 DMA and Super NES general purpose DMA working in parallel. A larger volume of data can be converted at one time with character conversion 1 than with character conversion 2, due to efficient usage of both DMAs.

Character conversion 1 requires two characters of memory space in SA-1 I-RAM for use as buffers (work space). The required I-RAM size is 32 bytes in the 4 color mode, 64 bytes in the 16 color mode, and 128 bytes in the 256 color mode. Any I-RAM address can be specified by the user.

Character conversion 1 uses these two buffers to read the data from BW-RAM to VRAM in parallel. Since the processing speed is determined by the speed of the Super NES CPU's general purpose DMA, the same amount of characters can be converted as with the Super NES, alone.



Figure 1-6-7 Character Conversion Buffers

6.5 CHARACTER CONVERSION 1 PROGRAMMING PROCEDURE

When character conversion 1 is used, the user must carefully coordinate register settings in the Super NES CPU and SA-1 CPU. The following procedure is provided to aid the user in coordinating these settings.

STEP 1. Set DCNT (2230H) using the SA-1 CPU.

CDEN bit = 1 (character conversion enable)

CDSEL = 1 (BW-RAM to SA-1 I-RAM transmission)

NOTE: The registers indicated in the following steps are set using the Super NES CPU.

STEP 2. Specify the SA-1 DMA transmission source address using the Super NES CPU.

Store the transmission source address (BW-RAM) in SDA (2232H~2234H).

A specific number of low bit of the address must be set to "0", as a function of the color mode and the number of horizontal characters set in SIZE0~2 of CDMA (2231H). The specific number of "0" bits can be determined from the table below.

Color Mode	4	4	4	4	4	4	16	16	16	16	16	16	256	256	256	256	256	256
Number of																		
Horizontal	1	2	4	8	16	32	1	2	4	8	16	32	1	2	4	8	16	32
Characters																		
Zero Bits	4	5	6	7	8	9	5	6	7	8	9	10	6	7	8	9	10	11

Table 1-6-2Number of Zero Bits in BW-RAM

STEP 3. Set CDMA (2231H) using the Super NES CPU.

Store the color mode (4, 16, or256) in CB0 and CB1.

Store the number of virtual VRAM horizontal characters in SIZE0~2.

STEP 4. Specify the SA-1 I-RAM address for the buffers as the transmission destination.

Store the buffer address in DDA (2235H and 2236H).

NOTE: It is not necessary to set 2237H because I-RAM is specified.

The lowest 5 bits of the I-RAM address must all be "0" for 4 color mode. The lowest 6 bits of the I-RAM address must be "0" for 16 color mode. And, the lowest 7 bits of the I-RAM address must be "0" for 256 color mode. STEP 5. Wait for the IRQ (CHRIRQ) generated from SA-1 to the Super NES CPU.

The Super NES CPU waits for the IRQ and verifies that the CHRDMA IRQ bit of the SFR register (2300H) = 1 (character conversion 1 DMA standby). IRQ is generated for some other reason when CHRDMA IRQ = 0.

STEP 6. Transmit the character data in SA-1 I-RAM to VRAM.

Character data which has been converted by the Super NES CPU's general purpose DMA is transmitted to VRAM. Set the general purpose DMA source address to the start address of the virtual VRAM in BW-RAM.

STEP 7. Use the Super NES CPU to notify the SA-1 that the conversion is complete.

Set bit CHDEND of the CDMA register (2231H) to "1" to indicate that one cycle of character conversion 1 has been completed and return control of register access to the SA-1 CPU.

When necessary, use an IRQ or SA-1 I-RAM to notify the SA-1 CPU of the end of character conversion.

Using the above procedure, the SA-1 internal character conversion circuit converts characters in order based upon the request from the Super NES CPU's DMA.

The SA-1 CPU can return to program processing after STEP 1 has been performed, however, it must wait during any simultaneous access to BW-RAM or SA! I-RAM as DMA has priority.

Although CDMA, DDA, and SDA are SA-1 CPU registers, they are set by the Super NES CPU when using character conversion 1. The user should not access BW-RAM from the Super NES CPU during these operations. SA-1 I-RAM can be accessed by the user through the Super NES CPU, so flags can be changed within the SA-1 CPU.

6.6 CHARACTER CONVERSION 2, DETAILED DESCRIPTION

Character conversion 2 performs character conversion by writing bitmap data to the SA-1 registers according to the SA-1 CPU's program. Because the transmission is controlled by the SA-1 CPU's program, the memory for bitmap data expansion can be set up more freely than when using character conversion 1. Also, when the game pak configuration does not include BW-RAM, character conversion 2 is the only means of character conversion.

The bitmap data when using character conversion 2 is one pixel/byte (unpacked). As previously described, packed data cannot be converted. Therefore, bits b7 ~ b2 of the data are invalid in the 4 color mode. Similarly, b7 ~ b4 are invalid in the 16 color mode. All bits are valid in the 256 color mode.

The table below shows the actual data in memory. When the bitmap access function is used with character conversion 1, one pixel/byte access is possible.

	Bitmap Da	ata Format
	4 Color Mode	16 Color Mode
Character Conversion 1	4 Pixel/Byte	2 Pixel/Byte
Character Conversion 2	1 Pixel/Byte	1 Pixel/Byte

Table 1-6-3Character Conversion and Data Format

Character conversion 2 also requires buffers for two characters in SA-1 I-RAM, similar to character conversion 1. The bitmap data written to the SA-1 registers by the SA-1 CPU is converted as written and generated as character data in the buffer area in SA-1 I-RAM. Character conversion is performed using the two SA-1 buffers alternately. When the conversion of data contained in buffer 1 is completed, conversion begins on the data contained in buffer 2. When this conversion is completed, new data contained in buffer 1 is converted. The Super NES CPU reads the data from the buffer in the SA-1 I-RAM at the end of each conversion using its general purpose DMA.

6.7 CHARACTER CONVERSION 2 PROGRAMMING PROCEDURE

The following procedure is provided to aid the user in executing character conversion 2.

- STEP 1. Set DCNT (2230H) using the SA-1 CPU.
 - DMAEN = 1 (DMA enable)

CDEN = 1 (character conversion DMA)

CDSEL = 0 (SA-1 CPU to SA-1 I-RAM write)

No other bits need to be set.

STEP 2. Store the color mode in CDMA (2231H) using the SA-1 CPU.

The color mode is set using bits CB0 and CB1 (4, 16, or 256 color modes). Bits SIZE0~2 need not be set.

STEP 3. Specify the SA-1 I-RAM transmission destination address using the SA-1 CPU.

Store the I-RAM buffer address in DDA (2235H and 2236H).

The lowest 5 bits of the I-RAM address must be set to all zeros for 4 color mode. The lowest 6 bits must be zero for 16 color mode. The lowest 7 bits must be zero for 256 color mode.

STEP 4. Write the bitmap data in the conversion register using the SA-1 CPU.

The data must be written 4 times in succession (64 pixels = 1 character of data) to BRF ($2240H \sim 224FH$).

The 4 write operations should be performed in the following order.

 $\mathsf{BRF0}{\rightarrow}1{\rightarrow}2{\rightarrow}...\mathsf{F}{\rightarrow}0{\rightarrow}1{\rightarrow}...{\rightarrow}\mathsf{F}$

Character conversion DMA will begin automatically, following each 8 pixel write operation and generate the characters in I-RAM.

STEP 5. Notify the Super NES CPU that character conversion is complete.

Notify the Super NES CPU using an interrupt or SA-1 I-RAM when a character has been completed.

The Super NES CPU transmits the character data to VRAM or WRAM using general purpose DMA or a program.

STEP 6. Repeat STEP 4 and 5 to continue character conversion.

To continue to convert characters, write 64 pixels in succession. The character data is created using DMA transmission in the other SA-1 I-RAM buffer.

STEP 7. Indicate when character conversion is over.

Reset bit DMAEN of the DCNT register (2230H) to "0". This ends one cycle of character conversion 2.

During these operations, other SA-1 DMA functions cannot be performed. The Super NES general purpose DMA may be used for other functions.

Chapter 7 Arithmetic Function

7.1 TYPES OF ARITHMETIC OPERATIONS

The SA-1 has an arithmetic circuit for high speed processing of arithmetic operations. This is in addition to the arithmentc circuit installed in the Super NES PPU. The SA-1 arithmentc circuit runs faster and can run concurrently with the Super NES CPU. The SA-1 arithmetic circuit performs the following three types of arithmetic functions.

1. MULTIPLICATION

Multiplicand	Multiplier	Result
16 bits (S)	X 16 bits (S)	= 32 bits (S)

2. DIVISION

Dividend		Divisor		Result
16 bits (S)	÷	16 bits (U)	=	16 bits (S) 16 bits (U) Remainder

3. CUMULATIVE SUM

Multiplicand		Multiplier		Result	
Σ (16 bits (S)	Х	16 bits (S))	=	40 bits (S))

Note: (S) indicates signed data and (U) indicates unsigned data.

The type of arithmetic operation is specified in the arithmetic operation control register (**2250H) using the SA-1 CPU. The user should choose between ACM (d1) for cumulative sum operations and M/D (d0) for multiplication or division operations. The required number of cycles for each operation are shown below.

Arithmetic Operation	ACM	M/D	Number of Cycles
Multiplication	0	0	5
Division	0	1	5
Accumulative	1	-	6

 Table 1-7-1
 Arithmetic Operations Settings and Cycles

The number of cycles is calculated based upon 10.74 MHz per cycle.

7.2 MULTIPLICATION

Multiplication operations are carried out as follows.

1. Set MCNT (2250H)

ACM=0, M/D=0

2. Set the arithmetic parameters.

Store the multiplicand in MA (2251H and 2252H). Store the multiplier in MB (2253H and 2254H).

3. Read the result after 5 cycles.

The arithmetic result is stored in W0~W3 of MR (2306H~2309H). W0 is the lowest byte and W3 the highest.

The multiplicand is saved in memory following the operation, while the multiplier is not.

7.3 DIVISION

Division operations are carried out as follows.

1. Set MCNT (2250H)

ACM=0, M/D=1

2. Set the arithmetic parameters.

Store the dividend in MA (2251H and 2252H). Store the divisor in MB (2253H and 2254H).

3. Read the result after 5 cycles.

The arithmetic result is stored in W0 and W1 of MR (2306H and 2307H). The remainder is stored in W2 and W3 of MR (2306H and 2307H). W0 and W2 are the low bytes, while W1 and W3 are the high bytes.

Neither the dividend nor the divisor is saved in memory.

The SA-1 does not detect "divide by zero" errors. The product and remainder for division by zero will be "0". Special attention is required to the sign of the remainder in division when using negative numbers.

7.4 CUMULATIVE SUM

Cumulative sum operations are carried out as follows.

1. Set MCNT (2250H)

ACM=1

When the ACM bit is set (1) the cumulative result is cleared to "0".

2. Set the arithmetic parameters.

Store the multiplicand in MA (2251H and 2252H). Store the multiplier in MB (2253H and 2254H).

3. Reset the parameters after 6 cycles.

Repeat this step until the operation is completed.

4. Read the cumulative result.

The arithmetic result is stored in W0~W3 of MR (2306H~2309H). W0 is the lowest byte and W3 the highest.

The multiplicand is saved in memory following the operation, while the multiplier is not.

The OF bit in the OF register (230BH) is set to "1" when the cumulative result exceeds 40 bits.

Chapter 8 Variable-Length Bit Processing

8.1 READING VARIABLE-LENGTH DATA

The SA-1 variable-length bit processing function consists of a barrel shift circuit which treats the entire game pak ROM as a stream (string) of bits which are sequentially read in $1 \sim 16$ bit lengths. This allows the SA-1 to process data of variable lengths without having to shift the data to byte boundaries, resulting in higher processing speed.

The SA-1 variable-length bit processing function consists only of a barrel shift function. The function supports, but does not perform data compression or expansion. These processes must be performed as a part of each program.

The function is configured in this way to allow the programmer to select the best compression algorithm for each piece of software, in order to achieve the optimal processing speed-compression rate combination.

The SA-1 variable-length bit processing function includes two data read modes, the Fixed Mode and the Auto-increment Mode.

The data read mode is specified in the HL bit of the VBD register (2258H).

HL=0: Fixed Mode HL=1: Auto-increment Mode

8.2 FIXED MODE

In the Fixed Mode, the data stored in the variable-length data port will be read over and over until the number of bits to be barrel shifted is reached. The shift is carried out when the amount of the shift is written to the VBD register (2258H). The Fixed Mode is used to read data which is formatted so that the valid bit length is known only after the data is read. Variable-length data is processed as follows in the Fixed Mode.



Figure 1-8-1 Fixed Mode Process Flow Diagram

8.3 AUTO-INCREMENT MODE

In the Auto-increment Mode, the amount of the barrel shift is specified in advance. Data is shifted automatically following the data read and the next data is placed on standby.

The Auto-increment Mode is used when the valid bit length of data is known in advance or when data of the same length is to be repeated. Variable-length data is processed as follows in the Auto-increment Mode.



Figure 1-8-2 Auto-increment Mode Process Flow Diagram

8.4 VARIABLE-LENGTH DATA PROCESSING SETTINGS

Specify the number of bits to be shifted and parameters for the SA-1 variablelength data read in the following registers.

STEP 1. Set variable-length data start address.

Store the start address of the variable-length bit stream in the VDA register (2259H~225BH).

STEP 2. Perform variable-length data read.

Read variable-length data from the VDP register (230CH and 230DH).

An LSB-justified 16 bit block of data is read from the start of the remaining bit stream.

STEP 3. Set the amount of the barrel shift.

Store the amount of the barrel shift in bits VB0~VB3 of the VBD register (2258H).

VB3	VB2	VB1	VB0	Significant Bit Length
0	0	0	0	16
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	14
1	1	1	1	15

Table 1-8-1

Amount of Barrel Shift



The barrel shift is carried out from MSB to LSB and the next data is read into the vacant MSB. This flow is demonstrated in the following illustration.

Figure 1-8-3 Barrel Shift Process

When specifying the amount of barrel shift, the number of bits from the word boundary is specified. For example, when 2-bit blocks of data are used;

set VB3~0 to 0010 (2) for the first shift, set VB3~0 to 0100 (4) for the second shift, and set VB3~0 to 0110 (6) for the third shift.

Note that the data set in the VB bits is not the number of bits to be discarded, but rather the number of unnecessary bits counting from the word boundary.

Chapter 9 DMA

9.1 TYPES OF DMA

The SA-1 internal DMA function transfers data between game pak ROM, BW-RAM, and SA-1 I-RAM. SA-1 internal DMA can be operated independent of the Super NES CPU's general purpose DMA and H-DMA. Even when both DMAs access the same memory at the same time, no problems arise because memory access is exclusive.

SA-1 internal DMA has two basic operation modes. The Normal DMA Mode is used to transfer data between memories, while the Character Conversion DMA Mode is used to transmit data while converting from bitmap format to character format. This chapter describes the Normal DMA Mode. Refer to the previous chapter, "Character Conversion", for details concerning the Character Conversion DMA Mode.



Figure 1-9-1 Normal DMA



Figure 1-9-2 Character Conversion DMA

9.2 NORMAL DMA OPERATION

All Normal DMA is started from the SA-1 CPU. The DMA-related registers (2230H~2239H) are used to start DMA, as described in the following procedure.

STEP 1. Set the DCNT register (**2230H).

Store the transmission source device in bits SD0 and SD1.

Store the transmission destination device in bit DD.

NOTE: The same device cannot be used for source and destination. Source Device Destination Device

SD1	SD0	Device
0	0	Game Pak ROM
0	1	BW-RAM
1	0	SA-1 I-RAM

DD	Device
0	SA-1 I-RAM
1	BW-RAM

Store the transmission mode in bit CDEN.

CDEN=0:	Normal DMA
CDEN=1:	Character Conversion DMA

Set DPRIO (d6) to assign priority between SA-1 CPU and DMA.

DPrio=0:	SA-1 CPU priority (Instructions can be exe-
	cuted during transmission)
DPrio=1:	DMA priority (SA-1 CPU waits during DMA)

NOTE: The DPrio setting is only valid during Normal DMA between BW-RAM and SA-1 I-RAM.

Set DMAEN to enable or disable DMA.

DMAEN=0:	DMA disable (DMA is not used)
DMAEN=1:	DMA enable (Use DMA, clear parameters)

When setting the DMA parameters, first set DMAEN=1 from the SA-1 CPU and then set the other parameters. Set DMAEN=0 after the DMA has been completed.

STEP 2. Specify the start address of the transmission source.

Store the transmission source start address in the SDA register (2232H~2234H). The bit length varies according to the source device.

Source Device	Bit Number Setting	Register
Game Pak ROM	24 bits	**2232H, 2233H, 2234H
BW-RAM	18 bits	**2232H, 2233H, 2234H
SA-1 I-RAM	11 bits	**2232H, 2233H

Table 1-9-1Source Device Settings

When transmitting from game pak ROM, start from the even address. When transmitting from BW-RAM, transmit from bank 40H~43H. No transmissions can be sent from a bitmap access area.

STEP 3. Set the number of bytes for transmission.

Store the number of bytes for transmission in the DTC register (2238H and 2239H). The value set in DTC is transferred to the internal counter in the DMA circuit (terminal counter). The DTC range is from 1~65535 bytes.

STEP 4. Specify the transmission destination start address.

Store the transmission destination start address in the DDA register (2235H~2237H). The bit length varies according to the destination device.

Destination Device	Bit Number Setting	Register	Start Trigger
BW-RAM	18 bits	**2235H, 2236H, 2237H	**2237H
SA-1 I-RAM	11 bits	**2235H, 2236H	**2236H

Table 1-9-2 Destination Device Settings

When transferring data to BW-RAM, send the data to banks 40H~43H. Data cannot be sent to the bitmap access area. The DMA circuit begins the transmission after the trigger address has been written.

Normal DMA transmission ends when the internal terminal counter reaches 0. After normal DMA ends, an IRQ is generated from the DMA circuit to the SA-1 CPU to set the DMAIRQ flag in the CFR register (2301H) to "1".

9.3 DMA TRANSMISSION SPEED

The transmission speeds for Normal DMA are as follows.:

Type of DMA	Frequency
Game Pak ROM to SA-1 I-RAM	10.74 MHz
Game Pak ROM to BW-RAM	5.37 MHz
BW-RAM to SA-1 I-RAM	5.37 MHz
SA-1 I-RAM to BW-RAM	5.37 MHz

Table 1-9-3DMA Transmission Speed

When the Super NES CPU's general purpose DMA or H-DMA generates an access during the SA-1's internal DMA transmission, the SA-1 internal DMA is put in the "wait" state. Hence, the Super NES CPU's DMA has priority.

Chapter 1 Introduction to Super FX^{TM}

The Super FX is a Graphic Support processing Unit (GSU) designed to greatly improve the Super NES graphics and mathematical functions through the use of the following special features.

1.1 FEATURES

1.1.1 RISC-LIKE INSTRUCTIONS

Instructions which are utilized often consist of only one byte and are executed in one cycle in an instruction cache.

1.1.2 HIGH SPEED CLOCK OPERATION

The current version of the Super FX operates at a clock speed of 10.74MHz. This is six times as fast as the Super NES CPU.

1.1.3 BUILT-IN INSTRUCTION CACHE

A 512-byte cache RAM is installed in order to perform the instructions at high speed. (Refer to "Cache RAM".)

1.1.4 SUPER NES CPU'S MEMORY MAY BE USED

The Super FX uses game pak ROM and RAM which is currently used by the Super NES CPU. (Refer to "Memory Mapping".)

1.1.5 INDEPENDENT ROM AND RAM BUSES

The Super FX can access game pak ROM and RAM in parallel. Program processing speed is maximized, as buffers are provided to read from ROM and write to RAM. (Refer to "Program Execution".)

1.1.6 PARALLEL OPERATIONS WITH SUPER NES CPU

The Super NES CPU and Super FX may execute processing in parallel. Thus, high speed operations can be performed.

1.1.7 GRAPHICS FUNCTION

A fast plot process can be performed by specifying a coordinate corresponding with the Super NES PPU format. (Refer to "Bitmap Emulation", under "Super FX Special Functions".)

1.1.8 PIPELINE PROCESSING

Pipeline processing reduces the number of processing cycles and enables high speed operation. (Refer to "Pipeline Processing", under "Instruction Set General Description".) 10

1.2 SPECIAL CONVENTIONS

Unless otherwise specified, addresses will be written with a 2 digit hexadecimal bank number and a 4 digit hexadecimal address separated by a colon (:). The following example demonstrates this convention.

3F:0000H

In this example "3F" represents the bank number, while "0000" represents the hexadecimal address.

1.3 SYSTEM CONFIGURATION

The GSU is installed on each game pak with ROM and RAM as demonstrated below. The Super NES CPU and the GSU share game pak ROM and RAM. Additional ROM for the Super NES CPU and back-up RAM may also be installed.



1.4 SYSTEM OPERATION

Although the Super NES CPU and GSU share game pak ROM and RAM, the processors can not access either simultaneously. The GSU has a flag, controlled by the Super NES CPU program, which determines whether the CPU or GSU have access to game pak ROM and/or RAM. This is demonstrated in the following figure.



Figure 2-1-2 Game Pak ROM/RAM Bus Diagram

When using the GSU, the program must be written and executed with these points in mind. The following example demonstrates recommended usage of the GSU.

1.5 EXAMPLE OF USAGE

1.5.1 RESET SUPER NES

When the Super NES is reset, the GSU is also reset. In this condition the game pak ROM and RAM busses are connected to the Super NES CPU. The program stored in game pak ROM is processed by the Super NES CPU. The GSU is idle during this period.

1.5.2 WRAM

The Super NES CPU is used to move the program from game pak ROM to the work RAM (WRAM) mounted within the Super NES Control Deck. The Super NES CPU may then be operated by this WRAM program.

1.5.3 ACTIVATION OF GSU

The GSU flag is set by the Super NES CPU. This allows the GSU to process instructions stored in game pak ROM and store results in game pak RAM.

1.5.4 GSU STOP COMMAND

When the GSU completes the desired processing, a stop command is executed. The GSU stops processing and generates an interrupt to the Super NES CPU. This notifies the Super NES CPU that the GSU has completed its processing.

1.5.5 GSU DISCONNECT

When the GSU stops, game pak ROM and RAM busses are again connected to the Super NES CPU. This permits the Super NES CPU to process the results of the GSU's computations.

1.5.6 EXAMPLE SUMMARY

This process may have been used, for example, to produce game video data. These programming steps are then repeated, as necessary, to accomplish the programmer's desired result.

1.5.7 CURRENT CONSUMPTION

A game pak which contains the Super FX is required to have a built-in safety program to prevent it from operating in excess of the maximum current rating of the AC Adapter. For example, a game pak which contains the Super FX can not be used with Multi Player 5 because this would exceed the maximum current rating. A program must be included within the game pak which will check accessory IDs and activate the Super FX only if an acceptable accessory is connected. If an accessory ID other than those acceptable is detected, a warning message must be displayed and the Super FX must halt.

Some accessories may be used, depending upon the size of ROM and RAM included in the game pak and the Super FX operating frequency. The user should contact Nintendo's Licensee Support Group for assistance, in advance, if use of an accessory other than the standard controller is desired.

Chapter 2 GSU FUNCTIONAL OPERATION

2.1 GSU FUNCTIONAL BLOCK DIAGRAM

The GSU is comprised of the following 6 functional blocks. These are demonstrated in the figure below.



Figure 2-2-1 GSU Functional Block Diagram

2.1.1 SUPER NES CPU INTERFACE

The Super NES CPU Interface performs the following functions:

- 1. Controls data transfer between the Super NES CPU, game pak ROM/RAM, and the general registers.
- 2. Controls instruction data transfer between Super NES CPU and the cache.
- 3. Controls activation of GSU.
- 4. Controls interrupt to Super NES CPU.

2.1.2 INSTRUCTION CONTROLLER

This controls fetch instructions, decode instructions, and various other blocks based upon these instructions; loaded from game pak ROM, game pak RAM, or the cache.

Note: Pipeline and cache circuits enable high speed execution of instructions.

2.1.3 GAME PAK ROM CONTROLLER

The game pak ROM controller performs the following functions:

- 1. Controls data transfer between the Super NES CPU and game pak ROM.
- 2. Loads instructions from game pak ROM to the GSU.
- 3. Transfers data from the game pak ROM to the GSU internal registers.
- Note: Data transfer from the game pak ROM to the GSU is accomplished using a ROM buffering system. This enables instructions from the game pak RAM and cache to be executed and operated in an array.

2.1.4 GAME PAK RAM CONTROLLER

The game pak RAM controller functions as follows:

- 1. Controls data transfer between the Super NES CPU and game pak RAM.
- 2. Loads instructions from game pak RAM to the GSU.
- 3. Transfers data between game pak RAM and GSU internal registers.
- 4. Bitmap emulation.
- Note: Data transfer from the game pak RAM to the GSU is accomplished using a RAM buffering system. This enables instructions from the game pak ROM and cache to be executed and operated in an array.

2.1.5 GENERAL REGISTERS

These registers are used for general operations and data transfer.

Note: The GSU is equipped with sixteen, 16-bit registers. All GSU operations are performed using the general registers.

2.1.6 OPERATOR

The Operator executes 16-bit arithmetic operations and logical operations.

2.2 REGISTERS

A list of GSU internal registers is provided in the table below.

FUNCTIONAL GROUP	REGISTER NAM	E
General Registers Group	General Register ROM Address Pointer Program Counter Status/Flag Register	R0 ~ R13 R14 R15 SFR
Registers Related to Memory Operations	Program Bank Register Game Pak ROM Bank Register Game Pak RAM Bank Register Cache Base Register	PBR ROMBR RAMBR CBR
Plot Related Registers	Screen Base Register Screen Mode Register Color Register Plot Option Register	SCBR SCMR COLR POR
Other Registers	Back-up RAM Register Version Code Register CONFIG Register Clock Select Register	BRAMR VCR CFGR CLSR

 Table 2-2-1
 Registers Listed by Functional Group

2.2.1 GENERAL REGISTERS

2.2.1.1 R0 ~ R13

These registers are used to execute various instructions as GSU General Registers during GSU operation. There are special functions available for some instructions (refer to "GSU Internal Register Configuration"). These can also be accessed by the Super NES CPU when the GSU is in the idle state.

2.2.1.2 R14

This register functions as a data pointer for game pak ROM during GSU operation. Data addressed in this register is automatically stored in the ROM buffer. As with R0 ~ R13, this register may be used as a GSU general register. It can also be accessed by the Super NES CPU when the GSU is in the idle state.

2.2.1.3 R15

This register is the GSU Program Counter. If an address is written to this register from the Super NES CPU, while the GSU is idle, the GSU will be activated.

2.2.1.4 STATUS/FLAG REGISTER (SFR)

The "flags" in this register indicate GSU status and operation results. This register can be referenced by the Super NES CPU even while the GSU is operating.

2.2.2 REGISTERS RELATED TO MEMORY OPERATIONS

2.2.2.1 PROGRAM BANK REGISTER (PBR)

This register specifies the memory bank when an instruction is read. Its value must be assigned from the Super NES CPU before the GSU is activated. This is changed during GSU operation using the LJMP instruction.

2.2.2.2 GAME PAK ROM BANK REGISTER (ROMBR)

This register specifies the game pak ROM bank when data are read from the game pak ROM using the ROM buffering system. Its value is changed during GSU operation using the ROMB instruction.

2.2.2.3 GAME PAK RAM BANK REGISTER (RAMBR)

This register specifies the game pak RAM bank when data are read/written from/to the game pak RAM. Its value is changed during GSU operation using the RAMB instruction.

2.2.2.4 CACHE BASE REGISTER (CBR)

This register specifies the starting address when loading data from the game pak ROM or RAM to the cache RAM. The value for CBR is updated during GSU operation whenever the CACHE instruction or LJMP instruction is executed.

2.2.3 PLOT RELATED REGISTERS

2.2.3.1 SCREEN BASE REGISTER (SCBR)

This register is used to specify the start address in the character data storage area. Its value must be assigned from the Super NES CPU prior to activating the GSU.

2.2.3.2 SCREEN MODE REGISTER (SCMR)

This register assigns the color and screen mode when PLOT processing is performed. Its value must be assigned from the Super NES CPU prior to activating the GSU.

2.2.3.3 COLOR REGISTER (COLR)

This register specifies the color when PLOT processing is performed. Its value is changed during GSU operation using the COLOR instruction or GETC instruction. It cannot be accessed from the Super NES CPU.

2.2.3.4 PLOT OPTION REGISTER (POR)

This register assigns the mode when executing the COLOR, GETC, or PLOT instructions. When these instructions are used, the value of the plot option register must be assigned before execution, using the CMODE instruction.

2.2.4 OTHER REGISTERS

2.2.4.1 B-RAM REGISTER (BRAMR)

Back-up RAM enable/disable can be controlled by this register. The register's value must be assigned from the Super NES CPU.

2.2.4.2 VERSION CODE REGISTER (VCR)

This assigns the GSU version code. Its value can be read only from the Super NES CPU.

2.2.4.3 CONFIG REGISTER (CFGR)

This register assigns the execution speed for GSU multiplication instructions and enables/disables the interrupt signal to the Super NES CPU. Its value must be assigned from the Super NES CPU prior to GSU activation.

2.2.4.4 CLOCK SELECT REGISTER (CLSR)

This register is used to assign the operating frequency for the Super FX. Its value must be assigned from the Super NES CPU prior to activation of the Super FX.

2.3 INSTRUCTION SET

There are 98 instructions available in the GSU. These instructions and their functions are given in the following table.

CLASSIFICATION		INSTRU	CTION	FUNCTION
	From game pak ROM (ROM buffer) to register	GETB		Get byte from ROM buffer
		GETBH		Get high byte from ROM buffer
		GETBL		Get low byte from ROM buffer
		GETBS		Get signed byte from ROM buffer
Пτ		GETC		Get byte from ROM to color register
AN	F 1	LDW	(Rm)	Load word data from RAM
ΤS	From game pak RAM to register	LDB	(Rm)	Load byte data from RAM
AT	To five to register	LM	Rn, (xx)	Load word data from RAM using 16 bits
TK		LMS	Rn, (yy)	Load word data from RAM, short address
		STW	(Rm)	Store word data to RAM
ΝŢ	From register to	STB	(Rm)	Store byte data to RAM
S I	game pak RAM	SM	(xx), Rn	Store word data to RAM using 16 bits
FO	(RAM buffer)	SMS	(yy), Rn	Store word data to RAM, short address
RS		SBK		Store word data, last RAM address used
	From register	MOVE	Rn, Rn'	Move word data
	to register	MOVES	Rn, Rn'	Move word data and set flags
	Immediate data	IWT	Rn, #xx	Load immediate word data
	to register	IBT	Rn, #pp	Load immediate byte data
		ADD	Rn	
		ADD	#n	Add
		ADC	Rn	Add with correct
		ADC	#n	Add with carry
		SUB	Rn	Subtract
		SUB	#n	Subiraci
		SBC	Rn	Subtract with carry
		CMP	Rn	Compare
A	Arithmetic	MULT	Rn	Signad multiply
	nstructions	MULT	#n	Signed multiply
		UMULT	Rn	
		UMULT	#n	Unsigned multiply
		FMULT		Fractional signed multiply
		LMULT		16x16 signed multiply
		DIV2		Divide by 2
		INC	Rn	Increment
		DEC	Rn	Decrement

Table 2-2-2Instruction Set (Sheet 1)

SNES DEVELOPMENT MANUAL

ANDRn ANDLogical ANDLogical Operation InstructionsORRn Rn Logical ORNOTInvert all bitsXORRn XORXORRn BICBICRn BICBICRn BICBICRn BICBICRn BICBICRn BICBICRn BICBICRn BICBICRn BICBICRn BICBICRn BICBICRotate left through carry RORRORRotate right through carryRORRotate right through carryRORRotate right through carryByte Transfer InstructionsLOBValue of low byte of registerMERGEMerge high byte of R8 and R7SEXSign extend registerSWAPSwap low and high byteJump, Branch, Loop InstructionsBGEBOEeBNEeBranch on greater than or equal to zero BITBUTeBNEeBranch on overflow clearBCCeBCCeBranch on overflow setLOOPLoop LOOPLOOPLoopLINK#nLink return addressBank Set-upROMBRAMBSet RAM data bankPlot-related InstructionsCMODEPlot-relatedCOLORRPIXRead pixel color	CLASSIFICATION	INSTRUCTION	FUNCTION
Logical Operation InstructionsORRn Logical OR Invert all bitsNOTInvert all bitsXORRn BICLogical exclusive ORBICRn BICBit clear maskShift InstructionsASRArithmetic shift rightShift InstructionsLSRLogical shift rightBYte Transfer InstructionsASRArithmetic shift rightByte Transfer InstructionsHIBValue of high byte of registerByte Transfer InstructionsLOBValue of low byte of registerByte Transfer InstructionsIMPRnByte InstructionsBCEBerge high byte of R8 and R7SEXSign extend registerSWAPSwap low and high byteJump, Branch, Loop InstructionsBEQBranch on greater than or equal to zero BITBVE BOK CBRABranch on not equalBVC BUT CBranch on not equalBVC BOY BOY CBranch on carry setBVC BVC CBranch on carry setBVS BOY BUXBranch on carry setBVC BVS CBranch on carry setBVC COOP LOOPCoopLINK MBSet ROM data bankPlot-related InstructionsCMODEPlot-related InstructionsSet plot modePlot-related RPIXRead pixel color	Logical	AND Rn AND #n	Logical AND
Operation InstructionsNOTInvert all bitsXORRn XORLogical exclusive ORBICRn BICBit clear maskBICRn 		OR Rn OR #n	Logical OR
InstructionsXOR XOR N N 	Operation	NOT	Invert all bits
BICRn BICBit clear maskShift InstructionsASRArithmetic shift rightRotRotate left through carryRORRotate left through carryRORRotate right through carryByte Transfer InstructionsHIBValue of low byte of registerByte Transfer InstructionsMERGEMerge high byte of R8 and R7SEXSign extend registerSWAPSwap low and high byteJMPRnJumpLJMPRnLong jumpBRAeBranch alwaysBGEeBranch on greater than or equal to zeroBLTeBranch on equalBVLeBranch on or equalBOCcBranch on or equalBVIeBranch on or equalBVIeBranch on overflow clearBVCeBranch on overflow clearBVSeBranch on overflow setLOOPLoopLINKHIKLink return addressBank Set-up InstructionsROMBPlot-related InstructionsCMODEPlot-related InstructionsROMBPlot Telated InstructionsSet plot colorPlot-related InstructionsRAMBRAMBSet plot colorPlot Telated InstructionsRAMBRAMBSet plot colorPlot Telated InstructionsRAMBRAMBSet plot colorPlot Telated InstructionsRAMBRAMBSet plot color	mstructions	XOR Rn XOR #n	Logical exclusive OR
Shift InstructionsASRArithmetic shift right LSRShift InstructionsLSRLogical shift right 		BIC Rn BIC #n	Bit clear mask
Shift InstructionsLSRLogical shift rightROLRotate left through carryRORRotate right through carryRORRotate right through carryByte Transfer InstructionsHIBValue of high byte of registerMERGEMerge high byte of R8 and R7SEXSign extend registerSWAPSwap low and high byteJMPRnJumpLJMPRnLong jumpBRAeBranch alwaysBGEeBranch on or equal to zeroBLTeBranch on not equalBPLeBranch on not equalBCCeBranch on carry clearBCSeBranch on carry setBVCEBranch on overflow clearBVSeBranch on overflow		ASR	Arithmetic shift right
InstructionsROLRotate left through carryRORRotate right through carryRORRotate right through carryHIBValue of high byte of registerLOBValue of low byte of registerInstructionsMERGEMERGEMerge high byte of R8 and R7SEXSign extend registerSWAPSwap low and high byteJMPRnJMPRnLJMPRnLJMPRnBRAeBranch alwaysBGEeBLTeBranch on greater than or equal to zeroBLTeBNEeBRAeBOEeBCCeBMIeBCSeBranch on carry clearBCSeBVCeBranch on overflow clearBVSeBranch on overflow setLOOPLoopLINK#nLink return addressBank Set-upInstructionsRAMBSet ROM data bankPlot-relatedCOLORPLOTPlot polotPLOTPlot pixelRPIXRead pixel color	Shift	LSR	Logical shift right
RORRotate right through carryByte Transfer InstructionsHIBValue of high byte of registerMERGEMerge high byte of R8 and R7SEXSign extend registerSWAPSwap low and high byteJMPRnJumpLJMPRnLong jumpBRAeBranch alwaysBGEBEQeBNEeBranch on greater than or equal to zeroBNEeBranch on not equalBOCeBranch on not equalBVCeBranch on carry clearBCSeBranch on carry setBVCeBranch on overflow clearBVSeBranch on overflow setLOOPLoopLINK#nLink return addressBank Set-up InstructionsROMBRAMBSet RAM data bankPlot-related InstructionsCOLORPLOTPlot pixelRVXRead pixel color	Instructions	ROL	Rotate left through carry
Byte Transfer InstructionsHIBValue of high byte of registerByte Transfer InstructionsLOBValue of low byte of registerMERGEMerge high byte of R8 and R7SEXSign extend registerSWAPSwap low and high byteJMPRnJUMPRnLJMPRnLOBEBRAEBranch alwaysBGEBBNEEBNEBranch on requalBEQEBranch on not equalBEQEBRABranch on not equalBEQEBranch on plusBOEBranch on not equalBVEEBRABranch on plusBOCEBMIEBranch on carry clearBCSEBranch on overflow clearBVSEBranch on overflow setLOOPLoopLINK#nLink return addressBank Set-up InstructionsRAMBSet ROM data bankPlot-related InstructionsPLOTPlot pixelPLOTPlot pixelRPIXRead pixel color		ROR	Rotate right through carry
Byte Transfer InstructionsLOBValue of low byte of registerMERGEMerge high byte of R8 and R7SEXSign extend registerSWAPSwap low and high byteJMPRnJMPRnLJMPRnLOBEBRAEBranch alwaysBGEBarach alwaysBGEBranch on greater than or equal to zeroBLTeBNEeBRAeBRAeBranch on less than zeroBNEeBRAeBRAeBRAeBRAeBCeBranch on less than zeroBNEeBranch on not equalBEQeBranch on not equalBEQeBranch on on equalBVCeBranch on carry clearBCSeBranch on overflow clearBVSeBranch on overflow setLOOPLoopLINK#nLink return addressBank Set-up InstructionsROMBRAMBSet ROM data bankROMBSet RAM data bankCMODESet plot modeCOLORSet plot colorPlot-related InstructionsPLOTPLOTPlot pixelRPIXRead pixel color	AL VIUL 1 1200 1110 1100 1100 1100 1100 1100 1	HIB	Value of high byte of register
Transfer InstructionsMERGEMerge high byte of R8 and R7SEXSign extend registerSWAPSwap low and high byteJMPRnJMPRnLJMPRnLOng jumpBRAeBranch alwaysBGEeBranch on greater than or equal to zeroBLTeBNEeBranch on less than zeroBNEeBRIeBranch on not equalBEQeBRIeBranch on not equalBEQeBRIeBranch on not equalBCCeBARAeBOCeBranch on carry clearBCSeBranch on overflow setLOOPLoopLINK#nLink return addressBank Set-upROMBInstructionsRAMBPlot-relatedCOLORPlot-relatedCOLORSet plot colorPLOTPlot pixelRPIXRead pixel color	Byte	LOB	Value of low byte of register
InstructionsSEXSign extend registerSWAPSwap low and high byteJMPRnJumpLJMPRnLong jumpBRAeBranch alwaysBGEeBranch on greater than or equal to zeroBLTeBranch on greater than or equal to zeroBLTeBranch on less than zeroBNEeBranch on not equalBEQeBranch on not equalBEQeBranch on plusBMIeBranch on carry clearBCSeBranch on overflow clearBVSeBranch on overflow clearBVSeBranch on overflow setLOOPLoopLINK#nLink return addressBank Set-upROMBSet ROM data bankInstructionsRAMBSet RAM data bankPlot-relatedCOLORSet plot colorPLOTPlot pixelRPLXRead pixel color	Transfer	MERGE	Merge high byte of R8 and R7
SWAPSwap low and high byteJMPRnJumpLJMPRnLong jumpBRAeBranch alwaysBGEeBranch on greater than or equal to zeroBLTeBranch on less than zeroBNEeBranch on not equalBEQeBranch on equalBPLeBranch on plusBOCeBranch on minusBCCeBranch on carry clearBCSeBranch on overflow clearBVSeBranch on overflow clearBVSeBranch on overflow setLOOPLoopLINK#nLink return addressBank Set-upROMBSet ROM data bankInstructionsRAMBSet RAM data bankPlot-relatedCOLORSet plot colorPLOTPlot pixelRPIXRead pixel color	Instructions	SEX	Sign extend register
JMPRnJumpLJMPRnLong jumpBRAeBranch alwaysBGEeBranch alwaysBGEeBranch on greater than or equal to zeroBLTeBranch on less than zeroBNEeBranch on not equalBEQeBranch on not equalBPLeBranch on equalBMIeBranch on or equalBCCeBranch on minusBCCeBranch on carry clearBCSeBranch on overflow clearBVSeBranch on overflow clearBVSeBranch on overflow setLOOPLoopLINK#nLink return addressBank Set-upROMBSet ROM data bankInstructionsRAMBSet plot modePlot-relatedCOLORSet plot colorPLOTPlot pixelRPIXRead pixel color		SWAP	Swap low and high byte
LJMPRnLong jumpBRAeBranch alwaysBGEeBranch on greater than or equal to zeroBLTeBranch on less than zeroBNEeBranch on not equalBEQeBranch on not equalBPLeBranch on equalBPLeBranch on plusBCCeBranch on carry clearBCSeBranch on carry clearBVSeBranch on overflow clearBVSeBranch on overflow setLOOPLoopLINK#nLink return addressBank Set-up InstructionsROMBSet ROM data bankPlot-related InstructionsCMODESet plot colorPlot-related InstructionsPLOTPlot pixelRPIXRead pixel color		JMP Rn	Jump
BRAeBranch alwaysBGEeBranch on greater than or equal to zeroBLTeBranch on less than zeroBNEeBranch on not equalBEQeBranch on not equalBPLeBranch on equalBMIeBranch on plusBMIeBranch on carry clearBCCeBranch on carry clearBCSeBranch on overflow clearBVSeBranch on overflow setLOOPLoopLINK#nLink return addressBank Set-up InstructionsRAMBSet ROM data bankCMODESet plot modeCLORSet plot colorPlot-related InstructionsPLOTPLOTPlot pixelRPIXRead pixel color		LJMP Rn	Long jump
BGEeBranch on greater than or equal to zeroBLTeBranch on less than zeroBNEeBranch on not equalBEQeBranch on not equalBPLeBranch on equalBMIeBranch on plusBMIeBranch on carry clearBCCeBranch on carry clearBCSeBranch on overflow clearBVSeBranch on overflow clearBVSeBranch on overflow setLOOPLoopLINK#nLink return addressBank Set-up InstructionsROMBSet ROM data bankPlot-related InstructionsCMODESet plot modePlot-related InstructionsCOLORSet plot colorPLOTPlot pixelRPIXRPIXRead pixel color		BRA e	Branch always
Jump, Branch, Loop InstructionsBLTeBranch on less than zeroBNEeBranch on not equalBEQeBranch on equalBPLeBranch on equalBMIeBranch on plusBCCeBranch on carry clearBCSeBranch on carry setBVCeBranch on overflow clearBVSeBranch on overflow setLOOPLoopLINK#nLink return addressBank Set-up InstructionsROMBSet ROM data bankPlot-related InstructionsCOLORSet plot modePlot-related InstructionsPLOTPlot pixelRPIXRead pixel color		BGE e	Branch on greater than or equal to zero
Jump, Branch, Loop InstructionsBNEeBranch on not equalBEQeBranch on equalBPLeBranch on plusBMIeBranch on minusBCCeBranch on carry clearBCSeBranch on carry setBVCeBranch on overflow clearBVSeBranch on overflow clearBVSeBranch on overflow setLOOPLoopLINK#nLink return addressBank Set-up InstructionsRAMBSet ROM data bankPlot-related InstructionsCMODESet plot colorPLOTPlot pixelRPIXRead pixel color		BLT e	Branch on less than zero
Jump, Branch, Loop InstructionsBEQeBranch on equalBPLeBranch on plusBMIeBranch on minusBCCeBranch on carry clearBCSeBranch on carry setBVCeBranch on overflow clearBVSeBranch on overflow setLOOPLoopLINK#nLink return addressBank Set-up InstructionsROMBSet ROM data bankPlot-related InstructionsCMODESet plot modeCOLORSet plot colorPlot pixelRPIXRead pixel color		BNE e	Branch on not equal
Jump, Branch, Loop InstructionsBPLeBranch on plusBMIeBranch on minusBCCeBranch on carry clearBCSeBranch on carry setBVCeBranch on overflow clearBVSeBranch on overflow setLOOPLoopLINK#nLink return addressBank Set-up InstructionsROMBSet ROM data bankPlot-related InstructionsCMODESet plot modeCOLORSet plot colorPLOTPlot pixelRPIXRead pixel color		BEQ e	Branch on equal
Loop instructionsBMIeBranch on minusBCCeBranch on carry clearBCSeBranch on carry clearBVCeBranch on overflow clearBVSeBranch on overflow clearBVSeBranch on overflow setLOOPLoopLINK#nLink return addressBank Set-upROMBInstructionsRAMBSet ROM data bankPlot-relatedCOLORSet plot colorPLOTPlot pixelRPIXRead pixel color	Jump, Branch,	BPL e	Branch on plus
BCCeBranch on carry clearBCSeBranch on carry setBVCeBranch on overflow clearBVSeBranch on overflow setLOOPLoopLINK#nLink return addressBank Set-upROMBSet ROM data bankInstructionsRAMBSet RAM data bankPlot-related InstructionsCOLORSet plot modePLOTPlot pixelRPIXRead pixel color	Loop instructions	BMI e	Branch on minus
BCSeBranch on carry setBVCeBranch on overflow clearBVSeBranch on overflow setLOOPLoopLINK#nLink return addressBank Set-up InstructionsROMBSet ROM data bankRAMBSet RAM data bankPlot-related InstructionsCMODESet plot modePLOTPlot pixelRPIXRead pixel color		BCC e	Branch on carry clear
BVCeBranch on overflow clearBVSeBranch on overflow setLOOPLoopLINK#nLink return addressBank Set-up InstructionsROMBSet ROM data bankRAMBSet RAM data bankPlot-related InstructionsCMODESet plot modePlot-related InstructionsCOLORSet plot colorPLOTPlot pixelRPIXRead pixel color		BCS e	Branch on carry set
BVSeBranch on overflow setLOOPLoopLINK#nLINK#nLink return addressBank Set-up InstructionsROMBSet ROM data bankRAMBSet RAM data bankCMODESet plot modePlot-related InstructionsCOLORPLOTPlot pixelRPIXRead pixel color		BVC e	Branch on overflow clear
LOOPLoopLINK #nLink return addressBank Set-up InstructionsROMBSet ROM data bankRAMBSet RAM data bankPlot-related InstructionsCMODESet plot modePLOTPlot pixelRPIXRead pixel color		BVS e	Branch on overflow set
LINK #nLink return addressBank Set-up InstructionsROMBSet ROM data bankRAMBSet RAM data bankPlot-related InstructionsCMODESet plot modePlot-related InstructionsCOLORSet plot colorPLOTPlot pixelRPIXRead pixel color		LOOP	Loop
Bank Set-up InstructionsROMBSet ROM data bankRAMBSet RAM data bankPlot-related InstructionsCMODESet plot modePLOTPlot pixelRPIXRead pixel color		LINK #n	Link return address
InstructionsRAMBSet RAM data bankPlot-related InstructionsCMODESet plot modePLOTPLOTPlot pixelRPIXRead pixel color	Bank Set-up	ROMB	Set ROM data bank
Plot-related InstructionsCMODESet plot modePLOTPLOTPlot pixelRPIXRead pixel color	Instructions	RAMB	Set RAM data bank
Plot-related InstructionsCOLORSet plot colorPLOTPlot pixelRPIXRead pixel color		CMODE	Set plot mode
Instructions PLOT Plot pixel RPIX Read pixel color	Plot-related	COLOR	Set plot color
RPIX Read pixel color	Instructions	PLOT	Plot pixel
		RPIX	Read pixel color

Table 2-2-2Instruction Set (Sheet 2)

CLASSIFICATION INSTRUCTION **FUNCTION** ALT1 Set ALT1 mode Prefix Flag ALT2 Set ALT2 mode Instructions ALT3 Set ALT3 mode FROM Rn Set Sreg **Prefix Register** ТО Rn Set Dreg Instructions WITH Set Sreg and Dreg Rn Set cache base register CACHE **GSU** Control NOP No operation Instructions STOP Stop processor MOVEW Rn, (Rn') Load word data from RAM MOVEB Rn, (Rn') Load byte data from RAM MOVE Rn, (xx) Load word data from RAM using 16 bits MOVEW (Rn'), Rn Store word data to RAM MOVEB (Rn'), Rn Store byte data to RAM MOVE (xx), Rn Store word data to RAM using 16 bits Macro MOVE Rn, #xx Load immediate word data Instructions LEA Load effective address Rn, xx

 Table 2-2-2
 Instruction Set (Sheet 3)

Chapter 3 Memory Mapping

3.1 SUPER NES CPU MEMORY MAP

The figure on the following page depicts the memory map for the Super NES CPU. Refer to this figure while reading the sub-paragraphs below.

3.1.1 GSU INTERFACE

This area (A) is mapped to address 3000H ~ 32FFH in banks 00H ~ 3FH and 80H ~ BFH. (Refer to "GSU Internal Register Configuration".)

3.1.2 GAME PAK ROM

Game pak ROM (B) is mapped to 2 Mbytes starting from 00:8000H. Two Mbytes from 40:0000H (B') are used for the ROM image. This image is stored in blocks of 32 Kbytes, as indicated on the memory map by circled numbers (i.e., area; ①' is the image of area ①, 2' is the image of area 2, and so forth).

3.1.3 GAME PAK RAM

Game pak RAM (C) is mapped to128 Kbytes starting from 70:0000H. Eight Kbytes from address 6000H (C') in each of banks 00~3F and 80~BF are used for RAM image.

3.1.4 BACK-UP RAM

Back-up RAM (D) is mapped to 128 Kbytes from 78:0000H.

3.1.5 SUPER NES CPU ROM

Six Mbyte of ROM (E) is mapped from 80:8000H.



MEMORY MAPPING

3.2 GSU MEMORY MAPPING

The GSU memory map is depicted on the following page.

3.2.1 GAME PAK ROM

The game pak ROM (A) is mapped to 2 Mbytes starting from 00:8000H. Two Mbytes from 40:0000H (A') are used for the ROM image. This image is stored in blocks of 32 Kbytes, as indicated on the memory map by circled numbers (i.e., area; ①' is the image of area ①, ②' is the image of area ②, and so forth). Other areas should not be used for this purpose.

3.2.2 GAME PAK RAM

Game pak RAM (B) is mapped to128 Kbytes starting from 70:0000H. When the GSU accesses memory, it specifies bank addresses using three bank registers. These are; Program Bank Register (PBR), ROM Bank Register (ROMBR), and RAM Bank Register (RAMBR).



Note: The PBR can be used to specify any bank address that is mapped. The ROMBR can only be used to specify banks 00H to 5FH. MEMORY MAPPING

2-3-4

Chapter 4 GSU Internal Register Configuration

The GSU internal registers will be described in detail in this chapter. Although many of these registers may be accessed from the Super NES CPU, none can be accessed in this way during operation of the GSU, with the exception of the Status/Flag Register (SFR) and Version Code Register (VCR). In addition, when addressing the 16-bit registers from the Super NES CPU, the low byte must be accessed first.

All addresses denoted with (**) can be accessed in banks 00H \sim 3FH and 80H \sim BFH.

4.1 GENERAL REGISTERS (R0 ~ R13)

Access from Super NES CPU: Register Size: GSU Access Method: R/W 16 bits Various transfer instructions (LDW (Rn)) Various Operation Instructions (ADD Rn) Other Instructions

Register Name	Super NES CPU Address	Special Functions	Initial Value
R0	** :3000H, 3001H	Default source/destination register	Invalid
R1	** :3002H, 3003H	PLOT instruction, X coordinate	0000H
R2	** :3004H, 3005H	PLOT instruction, Y coordinate	0000H
R3	** :3006H, 3007H		Invalid
R4	** :3008H, 3009H	LMULT instruction, lower 16 bits	Invalid
R5	** :300AH, 300BH		Invalid
R6	** :300CH, 300DH	FMULT and LMULT instructions, multiplication	Invalid
R7	** :300EH, 300FH	MERGE instruction, source 1	Invalid
R8	** :3010H, 3011H	MERGE instruction, source 2	Invalid
R9	** :3012H, 3013H		Invalid
R10	** :3014H, 3015H		Invalid
R11	** :3016H, 3017H	LINK instruction destination register	Invalid
R12	** :3018H, 3019H	LOOP instruction counter	Invalid
R13	** :301AH, 301BH	LOOP instruction branch	Invalid

Table 2-4-1GSU General Registers
For LINK and LOOP special functions refer to "Instruction Execution", for other special functions refer to the instruction name in the chapter titled "Description of Instructions".

R0

D15	D14	D13	D12	D11	D10	D9	D8	3001H
D7	D6	D5	D4	D3	D2	D1	D0	3000H

Figure 2-4-1 Example of General Register

4.2 GAME PAK ROM ADDRESS POINTER (R14)

Access from Super NES CPU:	R/W
Super NES CPU Addresses:	** :301CH, 3011DH
Register Size:	16 bits
GSU Access Method:	Various transfer instructions (LDW (Rn)) Various operation instructions (ADD Rn) Other instructions

	D7	D6	D5	D4	D3	D2	D1	DO	
			(
	A15	A14	A13	A12	A11	A10	A9	A8	301DH
GAME PÁK ROM '									
	A7	A6	A5	A4	A3	A2	A1	A 0	301CH

R14 is a pointer that specifies the game pak ROM address when data are loaded from the game pak ROM to an internal register. Typically, the ROM buffering system will be used for this process.

4.3 PROGRAM COUNTER (R15)

Access from Super NES CPU:	R/W
Super NES CPU Addresses:	** :301EH, 3011FH
Register Size:	16 bits
Default Address:	0000H
GSU Access Method:	Various branching instructions (JMP Rn)
	Other instruction

	D7	D6	D5	D4	D3	D2	D1	D0	
Program Counter									
	PC15	PC14	PC13	PC12	PC11	PC10	PC9	PC8	301FH
Г				rogram	Countor	······			•
									2015
	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	SUIER

R15 is the GSU program counter. If its value is changed by a transfer instruction or operation instruction, the program jumps to the address of the new value.

4.4 STATUS/FLAG REGISTER (SFR)

Access from Super NES CPU: Super NES CPU Addresses: Register Size: Default Address: R/W ** :3030H, 3031FH 16 bits 0000H

D7	D6	D5	D4	D3	D2	D1	D0	3031H
IRQ	*	*	В	IH	IL	ALT2	ALT1	Status Portion
*	R	G	ov	S	CY	z	*	3030H Flag Portion

* This bit is 0 when this register is read.

Flag	Description
Z	Zero flag
СҮ	Carry flag
S	Sign flag
OV	Overflow flag
G	Go flag (set to 1 when the GSU is running)
R	Set to 1 when reading ROM using R_{14} address.
ALT1	Mode set-up flag for the next instruction
ALT2	Mode set-up flag for the next instruction
IL	Immediate lower 8-bit flag
IH	Immediate higher 8-bit flag
В	Set to 1 when the WITH instruction is executed.
IRQ	Interrupt flag

Table 2-4-2GSU Status Register Flags

The Status/Flag register indicates the status of the GSU. It may be accessed from the Super NES CPU during GSU operation to determine GSU status.

4.5 PROGRAM BANK REGISTER (PBR)

Access from Super NES CPU:R/WSuper NES CPU Addresses:** :30Register Size:8 bitsDefault Address:UnderGSU Access Method:LJMI

** :3034H 8 bits Undefined LJMP instruction

	D7	D6	D5	D4	D3	D2	D1	D0	
l				Program	Bank				000414
	A23	A22	A21	A20	A19	A18	A17	A16	3034H

The program bank register specifies the memory bank register to be accessed when the GSU is loading the program code.

4.6 GAME PAK ROM BANK REGISTER (ROMBR)

Access from Super NES CPU:RSuper NES CPU Addresses:**Register Size:8Default Address:UtGSU Access Method:R

** :3036H 8 bits Undefined ROMB instruction

D7	D6	D5	D4	D3	D2	D1	DO	
		F	OM Dat	a Bank				
A23	A22	A21	A20	A19	A18	A17	A16	3036H

The game pak ROM bank register specifies the game pak ROM bank when loading data from game pak ROM using the ROM buffering system.

4.7 GAME PAK RAM BANK REGISTER (RAMBR)

Access from Super NES CPU: Super NES CPU Addresses: Register Size: Default Address: GSU Access Method: R ** :303CH 1 bit Undefined RAMB instruction

	D7	D6	D5	D4	D3	D2	D1	D0	
ſ			Ŕ	AM Data	Bank				
	*	*	*	*	*	*	*	A16	303CH
L	Bank : Bank :	= 70H wh = 71H wh	nen D0 = 0 nen D0 =	1	۰ ۲h *	is bit is 0	when th	nis registe	er is read.

The game pak RAM bank register specifies the game pak RAM bank when data are read/written between game pak RAM and the GSU internal registers. The RAMB instruction specifies bank 70H or 71H for game pak RAM access.

4.8 CACHE BASE REGISTER (CBR)

Access from Super NES CPU:RSuper NES CPU Addresses:** :303EH, 303FHRegister Size:12 bitsDefault Address:0000HGSU Access Method:LJMP, CACHE instructions

D7	D6	D5	D4	D3	D2	D1	D0	
		(Cache Ba	se Addre	ss			
A15	A14	A13	A12	A11	A10	A9	A8	303FH
	T		ache Ba	se Addre			 	,]
Δ7	A 6	A5			*	*	*	303EH
///								

* This bit is 0 when this register is read.

The cache base register specifies the starting address when data are loaded from game pak ROM or RAM to the cache RAM.

4.9 SCREEN BASE REGISTER (SCBR)

Access from Super NES CPU:WSuper NES CPU Addresses:** :30Register Size:8 bitsDefault Address:UndeGSU Access Method:None

** :3038H 8 bits Undefined None

D7	D6	D5	D4	D3	D2	D1	D0	
		S	creen Ba	ase Addr	ess			000011
A17	A16	A15	A14	A13	A12	A11	A10	3038H

The screen base register is used to specify the start address in the character data storage area.

4.10 SCREEN MODE REGISTER (SCMR)

Access from Super NES CPU: Super NES CPU Addresses: Register Size: Default Address: GSU Access Method:			PU: W es: ** 6 0 N	/ 5:303AH bits 0H				
D7	D6	D5	D4	D3	D2	D1	D0	
		Sc	Screen Height Select Color Gradient					
-	-	HT1	RON	RAN	НТО	MD1	MD0	303AH

The screen mode register specifies the color gradient and screen height during PLOT processing and controls game pak ROM and RAM bus assignments.

4.10.1 SCREEN HEIGHT

Ht 1	Ht 0	Mode		
0	0	128 (pixels)		
0	1	160 (pixels)		
1	0	192 (pixels)		
1	1	OBJ mode		

Table 2-4-3 Screen Height

4.10.2 COLOR GRADIENT

Mod 1	Mod 0	Mode
0	0	4-color mode
0	1	16-color mode
1	0	Not used
1	1	256-color mode

Table 2-4-4Color Gradient

4.10.3 ROM/RAM ENABLE FLAGS

When:

- RON = 0, the Super NES CPU has game pak ROM bus access. 1, the GSU has game pak ROM bus access.
- RAN = 0, the Super NES CPU has game pak RAM bus access. 1, the GSU has game pak RAM bus access.

Ľ.

4.11 COLOR REGISTER (COLR)

Access from Super NES CPU: Super NES CPU Addresses: Register Size: Default Address: GSU Access Method:

8 bits Undefined COLOR, GETC instructions

D7	D6	D5	D4	D3	D2	D1	D0
			Color Data				
CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD0

Disabled

The color register contains data which specifies the colors to be plotted when PLOT processing is performed.

4.12 PLOT OPTION REGISTER (POR)

Access from Super NES CPU:	Disabled
Super NES CPU Addresses:	
Register Size:	5 bits
Default Address:	Undefined
GSU Access Method:	CMODE instruction

D7	D6	D5	D4	D3	D2	D1	D0
-	-	-	OBJ Flag	Freeze High Flag	High Nibble Flag	Dither Flag	Trans- parent Flag

The plot option register contains flags which specify the mode to be used when a COLOR, GETC, or PLOT instruction is executed.

4.13 BACK-UP RAM REGISTER (BRAMR)

Access from Super NES CPU:	W
Super NES CPU Addresses:	** :3033H
Register Size:	1 bit
Default Address:	00H
GSU Access Method:	None

D7	D6	D5	D4	D3	D2	D1	D0	_
-	-	-	-	-	-	-	BRAM Flag	3033H

When: BRAM Flag = 0, BRAM is disabled. 1, BRAM is enabled.

Data becomes "protected" when the BRAM flag is reset ("0") after saving data to the Back-up RAM.

4.14 VERSION CODE REGISTER (VCR)

Access from Super NES CPU:	R
Super NES CPU Addresses:	** :303BH
Register Size:	8 bit
Default Address:	Undefined
GSU Access Method:	None

D7	D6	D5	D4	D3	D2	D1	D0	
		\ \	/ersion C	ode				
VC7	VC6	VC5	VC4	VC3	VC2	VC1	VC0	303BH

The version code register permits the user to read the GSU version code.

4.15 CONFIG REGISTER (CFGR)

Access from Super NES CPU:	W
Super NES CPU Addresses:	** :3037H
Register Size:	8 bit
Default Address:	00H
GSU Access Method:	None



The CONFIG register selects the operating speed of the multiplier in the GSU and sets up a mask for the interrupt signal.

Note: When the Super FX operates at 21 MHz (when the CLSR flag of the Clock Select Register is "1"), MS0 flag should be fixed at "0".

4.16 CLOCK SELECT REGISTER (CLSR)

Access from Super NES CPU: Super NES CPU Addresses: Register Size: Default Address: GSU Access Method:			2U: W : **:(1 b 000 No	3039H bit H ne					
	D7	D6	D5	D4	D3	D2	D1	D0	
	-	-	-	-	-	-	-	CLSR Flag	3039H

When:

CLSR Flag = 0, Super FX operates at 10.7 MHz = 1, Super FX operates at 21.4 MHz

This register assigns the Super FX operating frequency.

Chapter 5 GSU Program Execution

5.1 STARTING THE GSU

The GSU is placed in the idle state when the Super NES control deck is reset. The GSU is started by writing to its internal program counter (R15) from the Super NES. The GSU programs operate on the game pak ROM, RAM, or cache RAM, but the GSU activation method differs depending upon which memory is accessed. The various methods are described below.

5.1.1 STARTING GSU PROGRAM IN GAME PAK ROM

The GSU is started by the following method when the GSU program is to operate in the game pak ROM.

5.1.1.1 BUS CONTROL

In order for the Super NES CPU to pass game pak ROM bus access to the GSU, the Super NES CPU program used to start the GSU in an area other than the game pak ROM (such as WRAM) is transferred to the GSU and the GSU jumps to that program.

However, if the optional ROM for the Super NES is being used, the GSU can be started by running the start program in Super NES ROM, making the above transfer unnecessary.

5.1.1.2 REGISTER ADDRESSING

In the Super NES CPU program for starting the GSU, first assign the following registers.

- PBR (Super NES CPU Address, **:3034H)
- SCBR (Super NES CPU Address, **:3038H)
 - SCMR (Super NES CPU Address, **:303AH)

Note: RON absolutely must be set to "1".

- CFGR (Super NES CPU Address, **:3037H)
- CLSR (Super NES CPU Address, **:3039H)

Subsequently, when the lead address of the GSU program is written from the Super NES CPU to R15 (Super NES CPU address, **:301EH), the GSU can be started from that address.

An example of the program required for starting the GSU from the Super NES is demonstrated on the following page.

mem8		
lda	#clock data	
sta	3039H	;Sets operating frequency
sta	3037H	;Sets CONFIG register
lda	#screen base	`
sta	3038H	;Sets screen base
lda	#program bank	
sta	3034H	; Sets program code bank
lda	#screen size mo	de
ora	18H	; Sets RON, RAN flag, screen size, and color number
sta	303aH	
mem16		
rep	#00100000B	
lda	#program addres	SS
sta	301EH	; Sets program counter

5.1.2 STARTING GSU PROGRAM IN GAME PAK RAM

The following procedure is used to start the GSU when its program is to operate in game pak RAM.

5.1.2.1 TRANSFER GSU PROGRAM

The Super NES CPU first transfers the GSU program from the game pak ROM to game pak RAM. If the GSU will not be using game pak ROM, the Super NES CPU does not need to pass the game pak ROM bus access to the GSU.

5.1.2.2 REGISTER ADDRESSING

In the Super NES CPU program for starting the GSU, first assign the following registers.

- PBR (Super NES CPU Address, **:3034H)
 - SCBR (Super NES CPU Address, **:3038H)
- SCMR (Super NES CPU Address, **:303AH)

Note: RAN absolutely must be set to "1".

- CFGR (Super NES CPU Address, **:3037H)
- CLSR (Super NES CPU Address, **:3039H)

Subsequently, when the lead address of the GSU program is written from the Super NES CPU to R15 (Super NES CPU address, **:301EH), the GSU can be started from that address.

5.1.3 STARTING GSU PROGRAM IN CACHE RAM

The following procedure is used to start the GSU when its program is to operate in cache RAM.

5.1.3.1 TRANSFER GSU PROGRAM

The Super NES CPU first transfers the GSU program from the game pak ROM to cache RAM. If the GSU will not be using game pak ROM or RAM, the Super NES CPU does not need to pass the game pak ROM or RAM bus access to the GSU.

5.1.3.2 REGISTER ADDRESSING

In the Super NES CPU program for starting the GSU, first assign the following registers.

- PBR (Super NES CPU Address, **:3034H)
 - (Super NES CPU Address, **:3038H)
- SCBR (Super NES SCMR (Super NES
 - (Super NES CPU Address, **:303AH) (Super NES CPU Address, **:3037H)
- CFGR (S CLSR (S
 - (Super NES CPU Address, **:3039H)

Subsequently, when the lead address of the GSU program is written from the Super NES CPU to R15 (Super NES CPU address, **:301EH), the GSU can be started from that address.

5.2 STOPPING THE GSU

The following two methods may be used to stop the GSU.

- GSU auto-stop using the STOP instruction
- Forced stop from the Super NES CPU using the GO flag

5.2.1 GSU AUTO-STOP USING STOP INSTRUCTION

The STOP instruction is one of the instructions in the GSU instruction set. When the GSU reads the STOP instruction, it resets the GO flag, sends an interrupt (IRQ) to the Super NES CPU (to inform the CPU that processing is complete), and goes into the idle state.

The value in R15 after the GSU has executed a STOP instruction varies depending upon the instruction that was executed immediately prior to the STOP instruction.

Instruction Type	Value of R15
Transfer Data to R15	R15 Data + 1
Jump or Branch	Jump or branch destination address + 1
CACHE Instruction	Address of STOP instruction + 1
Other Instruction	Address of STOP instruction + 1

5.2.2 FORCED STOP FROM SUPER NES CPU USING GO FLAG

The GSU can be forceably stopped by writing a "0" from the Super NES CPU to the GO flag in the status/flag register (Super NES CPU address, ** :3030H). This clears the data in the cache and resets the cache base register to 0000H.

5.3 MEMORY ACCESS FROM SUPER NES CPU DURING GSU OPERATION

If a "0" is written from the Super NES CPU to the RON flag in the status/flag register (Super NES CPU address, ** :303AH) during GSU operation, the GSU will shift to WAIT status when it requires game pak ROM access. This makes it temporarily possible to access game pak ROM from the Super NES CPU.

The WAIT status is subsequently canceled by writing a "1" to RON from the Super NES CPU. This causes the GSU to resume processing. In a similar manner, game pak RAM can be temporarily accessed by the Super NES CPU, using the RAN flag in the screen mode register.

5.4 INTERRUPTS

5.4.1 SUPER NES CPU INTERRUPT VECTOR

Game pak ROM access from the Super NES CPU is inhibited during GSU operation and when the RON flag is "1". If an interrupt (NMI) is generated to the Super NES CPU under these conditions, an interrupt vector from the game pak ROM will not be available for the Super NES CPU. This will cause an error. In order to avoid this problem, when a Super NES CPU interrupt vector is read, the GSU outputs a dummy vector on the data bus. The table below expresses the relationship between the Super NES CPU interrupt vector addresses and the dummy vectors. By placing interrupt routines in all the memories except the game pak ROM and encoding a jump instruction to each of the interrupt routines at WRAM addresses 00:0104H, 00:0100H, 00:0108H, and 00:010CH, interrupt processing can be executed without accessing the game pak ROM.

Interrupt Vector Address	Dummy Vector
00:FFE4	00:0104
00:FFE6	00:0100
00:FFE8	00:0100
00:FFEA	00:0108
00:FFEE	00:010C

Table 2-5-1	Dummy	/ Interrupt	Vector	Addresses
-------------	-------	-------------	--------	-----------

Note: If the game pak ROM is accessed from the Super NES CPU during GSU operation when GO and RON are "1", the dummy data can be read using the value of the lower 4 bits of that address. This will generate the dummy addresses described above. The table below demonstrates this.

Lower 4 Bits of Address	Dummy Data	
0H, 2H, 6H, 8H, CH	00H	
4H	04H	
АН	08H	
EH	0CH	
Other	01H	

Table 2-5-2 Dummy Data

5.4.2 INTERRUPT FROM GSU TO SUPER NES CPU

The STOP instruction generates an IRQ from the GSU to the Super NES CPU. Therefore, the Super NES CPU can continue its own processing without having to periodically monitor the GSU for the end of its routine. Since there are instances in which an IRQ is generated for some other reason, the Super NES CPU must determine if the GSU was the source of the IRQ. There is an IRQ flag at bit 15 of the GSU status register. If this flag is "1", the IRQ was generated by the completion of GSU processing. When bit 15 of this status register is read, the bit is reset to "0". The IRQ output by the GSU can be disabled by setting bit 7 in the CONFIG register to "1".

Chapter 6 Instruction Execution

6.1 READING INSTRUCTION CODE

6.1.1 EXECUTION IN GAME PAK ROM/RAM

The GSU executes a program by reading the instruction codes from the game pak ROM or RAM at the addresses specified by the PBR and program counter (R15). The contents of the PBR determines whether the instruction code is to be read from game pak ROM or RAM (refer to "Memory Mapping").

The RON flag must be set (1) when an instruction code is read from game pak ROM. If the RON flag is reset (0), the GSU will be placed in the WAIT state when a game pak ROM instruction code is loaded. Likewise, the RAN flag must be set (1) when an instruction code is read from game pak RAM. If the RAN flag is reset (0), the GSU will be placed in the WAIT state when a game pak RAM instruction code is loaded.

6.1.2 EXECUTION IN CACHE RAM

If the GSU's program counter (R15) is in a cache area determined by the cache base register and the data in the cache are valid, the GSU will read the instruction code from the cache RAM and execute it. When a program is being executed in the cache, even if RON or RAN is reset (0), the GSU will not stop when an instruction code is loaded. Consequently, it becomes possible to access the game pak ROM or RAM from the Super NES CPU.

6.2 PIPELINE PROCESSING

The GSU employs a "pipeline" for high-speed operation. This "pipeline" is a mechanism that, in parallel with the execution of an instruction, loads the next step and prepares it as the next instruction. The program counter (R15) indicates the next address following the instruction currently being executed.

Normally, it is not particularly necessary to be aware of this processing, but it must be considered when using instructions that change the program counter (R15), such as branch or jump instructions. When a branching process is executed, the instruction code at the next address is loaded into the pipeline. This instruction code is then executed in parallel with a load of the instruction code at the branch destination address into the pipeline. This is demonstrated in example 1 on the following page. (Example 1)

BNE FROG INC R1 : : FROG: ADD R2

When the program in Example 1 is executed, the INC instruction will be executed regardless of the presence of a branch instruction, since it is loaded into the pipe-line while processing the BNE instruction.

Note: Be especially careful when placing an instruction of 2 bytes or more after an instruction that changes the program counter.

(Example 2)

When the program in Example 2 is executed, the program jumps to LOP1 when the Z flag is 0, but the first byte of the code "BRA LOP2" has already been loaded into the pipeline. Therefore, the code 11H at the jump destination "TO R1" will be processed as the offset value of the BRA instruction, causing "BRA ****" to be executed instead of "TO R1".

Note: The value for **** = LOP1+1+11H.

In this situation, a NOP instruction should be inserted after the BNE instruction, as shown below.

(Example 3)

	BNE	LOP1
	NOP	
	BRA	LOP2
	:	
	:	
LOP1:	то	R1

6.3 PROGRAM COUNTER

The GSU program counter is assigned to R15. When the value for R15 is changed by an instruction, the program jumps to the address indicated by that value.

(Example 4)

	IWT	R0,#0010H
	IWT	R4,#0020H
	IWT	R15,#Address
	NOP	
	:	
	:	
Address:	ADD	R4
	INC	R3

In example 4, the program jumps to the specified address at the IWT instruction on the third line. Due to pipeline processing, the ADD instruction in the 7th line will be executed after the NOP instruction in the 4th line is executed. In addition, the address following the instruction currently being executed can be identified by moving the contents of R15 to another register.

6.4 FLAG PREFIXES

In the GSU, the action of the next instruction code to be executed varies depending upon the values of the status flags (ALT1, ALT2, B), set by instructions such as the ALT1 instruction.

(Example 5)

The instruction code 53H will perform the processing shown below depending upon the values for ALT1 and ALT2.

When ALT1=0, ALT2=0	Sreg+R3→Dreg	(ADD R3)
When ALT1=1, ALT2=0	Sreg+R3+CY→Dreg	(ADC R3)
When ALT1=0, ALT2=1	Sreg+3→Dreg	(ADD #3)
When ALT1=1, ALT2=1	Sreg+3+CY→Dreg	(ADC #3)

(Example 6)

The instruction code 11H will perform the processing shown below depending on the value of the B flag.

When B=0Set Dreg to R1(TO R1)When B=1Sreg \rightarrow R1(MOVE R1,Rn n=value for Sreg)

The ALT1 instruction is used to set the ALT1 flag to 1. Likewise, the ALT 2 instruction is used to set the ALT2 flag to 1. The ALT3 instruction sets both the ALT1 flag and ALT2 flag. The WITH instruction is used to set the B flag.

Normally, the flags which were set by these instructions are cleared after the next instruction is executed. The flags are not cleared when the next instruction is a FROM, TO, WITH, ALT1, ALT2, ALT3, or a branch instruction.

For instance, since the TO and FROM instructions become MOVE and MOVES instructions, respectively; when the B flag is set, these flags will be cleared after the instructions are executed. They will also be cleared after the execution of a NOP instruction.

Since ALT1, ALT2, and ALT3 instructions are used in combination with the next instruction, they do not need to be thought of as independent instructions. For instance, there is no need to be specifically aware that "if ADD R3 is executed after setting the ALT1 flag with an ALT1 instruction, the instruction becomes ADC R3". The process can simply be seen as the two-byte instruction "ADC R3". In the assembler, as well, it is normally unnecessary to specifically code an ALT1 instruction.

However, as demonstrated in the following examples, these things need to be kept in mind when accelerating program processing by effectively using the pipeline.

(Example 7)

	IWT	R3,#100H	
LOP1:	ADC	R0	; ALT1+ADD R0
	PLOT		
	:		
	DEC	R3	
	BNE	LOP1	
	NOP		

Due to pipeline processing, the code following a branching instruction will be executed regardless of the presence of a branch. In Example 7, the NOP instruction after the BNE instruction will always be executed, but this program can be substituted as demonstrated below.

(Example 8)

	IWT	R3,#100H
	ALT1	
NEWLOP1:	ADD	R0
	PLOT	
	:	
	DEC	R3
	BNE	NEWLOP1
	ALT1	

In this example, the branch destination "ADC R0" is divided into "ALT1" and "ADD R0". ALT1 is placed after BNE, changing the address of the branch destination. Thus, the pipeline code at the time of the branch becomes useful.

A different situation is demonstrated below.

(Example 9)

	IWT	R3,#100H	
LOP2:	PLOT		
	:		
	MOVE	R4,R5	; WITH R5+TO R4
	DEC	R3	
	BNE	LOP2	
	NOP		

This program can be substituted as shown in Example 10.

00H

(Example	10)	
	IWT	R3,#1
LOP2:	PLOT	
	:	
	DEC	R3

WITH R5 BNE LOP2 TO R4

In example 10, "MOVE R4,R5" is split into "WITH R5" and "TO R4". This kind of rewrite is possible because the B flag is not changed by the branch instruction.

6.5 **REGISTER PREFIXES**

Most of the GSU instructions use a source register (Sreg) and destination register (Dreg). The Sreg indicates the general register used for the source of the instruction, while the Dreg indicates the general register used to store the result. The Sreg and Dreg can be assigned in the GSU using the TO, FROM and WITH register prefix instructions. The Sreg is assigned using the FROM instruction and the Dreg using the TO instruction. The Sreg and Dreg can both be assigned using the WITH instruction. The Sreg and Dreg return to the default R0 when any instruction other than TO, FROM, WITH, ALT, or a branch is executed.

If a TO instruction or FROM instruction follows a WITH instruction, as demonstrated below, they will be executed as MOVE or MOVES instructions, causing Sreg and Dreg to return to the defaults after the instructions are executed. These registers also return to the defaults after a NOP instruction is executed.

(Example 11)

The program used to execute R3=R4-R5 is as follows.

-

10	R3
FROM	R4
SUB	R5

The operation R0=R4-R5 can be performed by executing the following program, omitting the TO instruction.

FROM	R4
SUB	R5

The operation R0=R0-R5 can be performed using the following program. The FROM instruction is omitted.

SUB R5

After a normal instruction has been executed, with the exception of TO, FROM, WITH, ALT, or a branch, Sreg and Dreg are both assigned the default register (R0). Consequently, in the following program, the initial SUB instruction will execute R3=R4-R5, but the second SUB instruction will execute R0=R0-R5.

то	R3
FROM	R4
SUB	R5
SUB	R5

The WITH instruction not only assigns Sreg and Dreg, but also sets the B flag within the status/flag register. The TO and FROM instructions act as different instructions when the B flag is set.

- When a TO instruction is next, it performs a MOVE instruction (instruction to move between registers).
- When a FROM instruction is next, it performs a MOVES instruction (instruction to move between registers and set flags according to the data loaded).

6.6 LOOP

The LOOP instruction is provided for efficient loop processing in the GSU. The LOOP instruction decrements the value in R12 by 1 and, when the result is not 0, loads the address in R13 into the program counter. When the result is 0, the next instruction is executed without branching.

Consequently, when performing loop processing using the LOOP instruction, it is necessary to store the loop count number in R12 and the loop return destination address in R13.

(Example 12)

REPEAT:

IWT	R14,#DATA	;R14=ROM Address for Read Data
IWT	R12,#0100H	;R12=Loop Count Number
MOVE	R13,R15	;R13=REPEAT (Loop Back Address)
GETB INC LOOP PLOT	R14	;R12=R12-1. IF (R12<>0) THEN PC=R13

6.7 SUBROUTINES

(Example 13)

The GSU does not have any instructions for making subroutine calls. Therefore, when using a subroutine, it will be necessary to specify the return destination address in the program.

-	-				
A000	FB 07 A0		IWT	R11,#RETU	RN
A003	FF 03 A1		IWT	R15,#SUB1	;Jump to SUB1
A006	01		NOP	;Dummy	
A007	D0	RETURN :	INC	R0	;Return Address
	:	:			
	:	:			
	:	:			
A103	96	SUB1:	ASR		
A104	96		ASR		
A105	2B 1F		MOVE	R15,R11	;Return to Main Routine
A107	01		NOP		;Dummy

In Example 13, the program jumps to the subroutine after the return address in R11 has been specified. In the subroutine, the program finally returns to the main program by loading the value for R11 to the program counter (R15).

The LINK instruction is used in the GSU for specifying the return address. LINK adds a value from 1 to 4, depending upon the operand, to the address of the instruction following LINK. The result is stored in R11.

(Example 14)

The call side of the routine in Example 13 can be rewritten as follows using the LINK instruction.

A000	94		LINK	#4	;R11=A005
A001	FF 03 A1		IWT	R15,#SUB1	;Jump to SUB1
A004	01		NOP		
A005	D0	RETURN :	INC	R0	;Return Address

6.8 CACHE RAM

A 512-byte instruction cache is built into the Super FX. Because instruction code is read six times as fast as reading from game pak ROM or RAM, a program in cache RAM runs at high speed. If a program is run in cache memory, access to the game pak ROM or RAM can be performed at the same time the instruction is executed. Therefore, a program can be executed at a higher speed.

6.8.1 USING CACHE INSTRUCTIONS

The CACHE instruction is used to control the cache. If the CACHE instruction is executed, any subsequent instruction codes will be sequentially loaded into the cache RAM whether they are loaded from game pak ROM or game pak RAM.

For instance, if the CACHE instruction is executed immediately prior to loop processing, the program can be made to operate in the cache RAM beginning with the second repetition.

Program loops exceeding 512 bytes in size will not perform efficiently since the portion not handled in cache RAM will always be executed in game pak ROM or game pak RAM. Dividing the program into several loops so that the loops fit within the 512 byte limit will enable higher speed operation when the CACHE instruction is executed immediately prior to these loops.

6.8.2 CACHE OPERATION

When the CACHE instruction is executed, the beginning address for data to be loaded from game pak ROM or RAM to cache RAM is stored in the CBR (cache base register). The cache area will be 512 bytes beginning with the address stored in the CBR. The 512-byte cache area is further divided into 32 blocks of 16 bytes each. A "cache flag" is assigned to each of these 32 blocks.

When the program counter indicates the cache area, the cache flag that corresponds with that address is read. If the cache flag is not set, the instructions are loaded to cache RAM while the program executes in game pak ROM or RAM. The cache flag is set when the 16-byte block has been entirely loaded with instruction code. If the cache flag has already been set, the program is executed in cache RAM. The cache flags are all reset when the CACHE instruction is executed.

Since the low 4 bits of the CBR are fixed at 0, the beginning address stored in the CBR after execution of a CACHE instruction will be the value of the address following the CACHE instruction with its low 4 bits set to 0 (XXX0H). If the low 4 bits of the address following the CACHE instruction are other than 0, the program jumps to the address in the CBR and loads the code from the game pak ROM or RAM into the cache RAM, after the CACHE instruction is executed.

If a branch occurs before all 16 bytes of instruction code in a block can be loaded (before the cache flag is set), the program will branch after the remaining instruction code in that block has been entirely loaded. This operation is the same within the same block. If the program has branched to an address other than the block header address (XXX0H), the code between the block header address and the branch address will be loaded before the instruction at the branch address is executed. Refer to the **i**llustration on the following page.



Figure 2-6-1 Load to Cache RAM While Branching

Since the CBR does not have any bank information, when an LJMP instruction is executed, all cache flags are cleared and the CBR is reset to a value with the low 4 bits of the jump destination address at 0 (XXX0H). This operation is the equivalent of executing another CACHE instruction.

In addition, when the Super NES CPU writes a 0 to the GO flag of the GSU's status/flag register (a forced end if the GSU is operating), all of the cache flags are cleared and the CBR value is set to 0000H. If the GSU is stopped by a STOP instruction, the contents of the CBR, cache flags and cache RAM are all saved. Consequently, when the GSU is restarted, a 0 must be written to the GO flag to reset the CBR and cache flags.

6.8.3 CACHE RAM ACCESS FROM THE SUPER NES

It is possible for the Super NES CPU to read and write to the GSU's cache RAM. The cache RAM is divided into 512-byte addresses from 3100H in any of banks 00H~3FH or 80H~BFH in the Super NES memory map. When the GSU is not operating, data can be freely read and written from/to the Super NES CPU.

However, the CBR does not necessarily comply with address 3100H in the Super NES memory map. Caution should be observed when reading cache memory contents after the CACHE instruction has been executed. The address in the CBR cache RAM complies with the address indicated by the value of the low 9 bits of the CBR. Therefore, the CBR address on the Super NES is calculated as follows.

CBR address on Super NES = 3100H + (CBR AND 01FFH)

When cache data is loaded from the CBR complied address to 32FFH, continuous data is loaded from 3100H to the CBR complied address minus 1.

For example; when the CBR is C3A0H,

Instruction Memory Address	Super NES Complied Address
C3A0H~C3FFH	32A0H~32FFH
C400H~C59FH	3100H~329FH

When writing data from Super NES CPU to cache RAM, instructions must be written in 16-byte blocks. If data are written only part way through the 16 bytes, the flag will not be set for that block. In this case, the GSU will process as though cache data did not exist in that block. To set the cache flag, write any data to the XXXFH address of that block.

6.8.4 GSU EXCLUSIVE OPERATION IN CACHE RAM

By activating the GSU after code has been written from the Super NES CPU to the cache RAM, it is possible to operate the program exclusively in cache RAM. The CBR value is stored from the Super NES CPU by resetting the GO flag. This causes the CBR value to become 0000H. The program addresses in cache are normally 0000H through 01FFH, so the GSU is activated with addresses in this range stored in the program counter.

Please be aware that, even when a STOP instruction is executed, the next code has been loaded into the pipeline. If the address of the STOP instruction is XXXFH, the GSU will try to read code from external RAM unless the cache flag for the block containing the next address (XXX0H) has been set.

Chapter 7 Data Access

7.1 GAME PAK ROM DATA

The GSU uses a function called the "ROM buffering system" as a method of loading data from game pak ROM during program execution. Using the ROM buffering system, register R14 is assigned as the address pointer to game pak ROM. When a value is set in register R14, the game pak ROM data at the address specified by ROMBR and register R14 are loaded to an internal buffer called the "ROM buffer".

7.1.1 GSU PROGRAM RUNNING IN CACHE RAM OR GAME PAK RAM

When the program is running in cache RAM or game pak RAM, game pak ROM data can be loaded in parallel with the execution of instructions. Therefore, it is most efficient to sandwich several instructions between an instruction that changes R14 and a GETB instruction.

Care is required when performing the following operations while data are being loaded into the ROM buffer.

- If the value for R14 is updated, the initial loading process is interrupted and a new loading process is started.
- If a ROMB instruction is fetched, the program will wait until the data are loaded into the ROM buffer. The ROMBR value will be changed after data is loaded and program execution will resume.
- If a GETB or similar instruction is fetched, the program will pause while the data is loaded into the ROM buffer.

In the following examples, it is presumed that the program is being executed in cache RAM and bit 0 of the CLSR is "1" (Super FX operating frequency is 21.4 MHz).

CAUTIONS

If cache instructions are executed immediately after the value is set at R14, while the program is running on cache RAM, the proper value is not read to the ROM buffer. Please use caution when reading data from ROM.

- During 21.7 MHz operation, do not insert a CACHE instruction during the first 7 machine cycles after an instruction that changes the content of R14.
- During 10.7 MHz operation, do not insert a CACHE instruction during the first 4 machine cycles after an instruction that changes the content of R14.

-			
Cycle	Instructio	on	Comment
2	MOVE	R14,R1	;Start Fetching
5	GETB		;Get The Byte Into R0
1	то	R1	
1	FROM	R2	
1	ADD	R3	;Perform R1=R2+R3
1	ТО	R4	
1	FROM	R5	
1	ADD	R6	;Perform R4=R5+R6
1	ADD	R8	;R0=R0+R8

Fourteen cycles are required to execute the program in the previous example. Since R0 is not used until the last instruction, the GETB instruction can be moved to the line before "ADD R8", as demonstrated below.

(Example 2)

(Example 1)

Cycle	Instructio	on	Comment
2	MOVE	R14,R1	;Start Fetching
1	то	R1	
1	FROM	R2	
1	ADD	R3	;Perform R1=R2+R3
1	то	R4	
1	FROM	R5	
1	ADD	R6	;Perform R4=R5+R6
1	GETB		;Get The Byte Into R0
1	ADD	R8	;R0=R0+R8

Only 10 cycles are required to execute this program. Read timing for game pak ROM access is as follows.

- Operating frequency 21.4 MHz: 5 cycles
- Operating frequency 10.7 MHz: 3 cycles

7.1.2 GSU PROGRAM RUNNING IN GAME PAK ROM

When the GSU program is running in game pak ROM, it is necessary to use the ROM buffering system even when loading game pak ROM data. The instruction following a change in register R14 will not begin execution until the ROM buffer is loaded.

7.2 GAME PAK RAM DATA

The GSU uses a function called the "RAM buffering system" as a method of loading data from game pak RAM during program execution. Using the RAM buffering system, the game pak RAM address and data to be written are moved to an internal buffer. The operation of writing to RAM is started by executing a STB, STW, SM, SMS, or SBK instruction.

7.2.1 GSU PROGRAM RUNNING IN CACHE RAM OR GAME PAK ROM

When the program is running in cache RAM or game pak ROM, its write data will be written to game pak RAM while the subsequent program is being executed. Therefore, it is most efficient to sandwich several instructions between STW instructions.

Care is required when performing the following operations while writing to game pak RAM.

- Execution of a command that updates the register which was used as the address in a STB or STW instruction will have absolutely no effect on the write operation to game pak RAM and will not wait.
- If a RAMB instruction is fetched, the program will wait until the data are written to game pak RAM. The RAMBR value will be changed after the write is completed and execution of the program will resume.
- If a STW instruction is fetched, the program will wait until the data are written to game pak RAM.

In the following examples, it is presumed that the program is being executed in cache RAM and bit 0 of the CLSR is "1" (Super FX operating frequency is 21.4 MHz).

(Example 3)

Cycle	Instruction	on	Comment
1	FROM	R8	;Store R8 Into (R10)
1	STW	(R10)	
10	STW	(R11)	;Store R0 Into (R11)
1	то	R1	
1	FROM	R2	
1	ADD	R3	;Perform R1=R2+R3
1	FROM	R5	
1	ADD	R6	;Perform R0=R5+R6

Seventeen cycles are required to execute the program in the previous example. Since the value for R0 is not changed until the last instruction, the second STW instruction can be moved to the line immediately before that instruction. This is demonstrated on the following page.

(Example 4)

Cycle	Instruction	on	Comment
1	FROM	R8	
1	STW	(R10)	;Store R8 Into (R10)
1	то	R1	
1	FROM	R2	
1	ADD	R3	;Perform R1=R2+R3
7	STW	(R11)	;Store R0 Into (R11)
1	FROM	R5	
1	ADD	R6	;Perform R0=R5+R6

Only 14 cycles are required to execute the program in Example 4. This is more efficient that Example 3, a wait period of 2 cycles is still required to write to game pak RAM.

7.2.2 GSU PROGRAM RUNNING IN GAME PAK RAM

When the GSU program is running in game pak RAM, it is necessary to use the RAM buffering system described above even when writing game pak RAM data. The instruction following a STB or similar instruction is executed after completion of the write operation to game pak RAM.

7.3 BULK PROCESSING

Normally during bulk processing, data are loaded from game pak RAM, some processing is performed, and a process is executed to return the data to the same address. Waste can be avoided if the process can be completed without having to specify the address in RAM a second time.

When an instruction that performs a data transfer between the game pak RAM and an internal register is executed in the GSU, the game pak RAM address used in that instruction will be stored in memory. The SBK instruction stores the RAM address in which the register contents are stored. Since it does not require an operand, it can be executed more quickly than the SM or SMS instructions. The difference is demonstrated in the following two examples.

(Example 5)

In the following example the SBK instruction is not used. In this case, word data have been read from game pak RAM address 1234H, the register contents are incremented, and again written to 1234H.

Cycle	Instru	liction	Comment
14	LM	R0,(1234H)	;R0←(1234H)
1	INC	R0	;R0←R0+1
4	SM	(1234H),R0	;(1234H)←R0

Nineteen cycles are required to execute the above program. If the SBK instruction is used, the following occurs.

(Example 6)

Cycle	Instru	iction	Comment				
14	LM	R0,(1234H)	;R0←(1234H)				
1	INC	R0	;R0←R0+1				
1	SBK		;(1234H)←R0				

In this example, only 16 cycles are required. The memory required to handle the program is also decreased.

Chapter 8 GSU Special Functions

The GSU performs various special functions to realize high-speed operations. These functions are described below.

8.1 **BITMAP EMULATION**

Since a character mapping system is used with the Super NES PPU, its CPU can not efficiently perform processing such as; placing a point, drawing a line or painting a plane (bitmap graphics). Prior to display on the screen, this data must be converted to character data. Thereby, emulating the bitmap data.

The GSU is equipped with functions that support "Plot Processing". These functions, "place a point of a specified color at a specified coordinate position." Consequently; after setting the screen mode (CMODE instruction), the color data (COLOR, GETC instructions), and the X,Y coordinates; the PLOT instruction is performed.

In this manner, the GSU converts plotted (bitmapped) data to character data which can be utilized by the Super NES PPU and writes them to game pak RAM. In order to be displayed on screen, character data produced in the game pak RAM must be transferred by the Super NES CPU to the V-RAM of the Super NES.

8.1.1 SET SCREEN MODE

To begin GSU plot processing, screen mode assignments must be made. This is performed using the screen mode register (SCMR) and the screen base register (SCBR). The plot options are assigned using the CMODE instruction.

8.1.1.1 SCREEN MODE REGISTER (SCMR)

The GSU conversion process from bitmapped data to character data requires a screen mode selection. This determines how the characters will be aligned and the bit mode to be used. This is performed by assigning a mode to the SCMR using the Super NES CPU.

The GSU has 4 modes. A BG character array may be selected with screen heights of 128 dot, 160 dot and 192 dot. The fourth mode is an OBJ character array.

The character data conversion processing by the GSU is performed assuming that the character array is aligned as demonstrated in the following figures for BG 128 dot, BG 160 dot, BG 192 dot, or OBJ; respectively. Consequently, when the converted data are used as BG or OBJ character data for the Super NES, it is necessary to assign the screen mode and store the screen data in the VRAM.







Figure 2-8-2 160 Dot High BG Character Array (numbers are hexadecimal)

	-					256 DOT			
192 DOT	000	018	030	•	•		•	•	2E8
	001	019	031	•	•		•	•	2E9
	002	01A	032	•	•))	•	2EA
	•	•	٠	•	•		•	•	
	•	•	•	•	•	SC Data	Þ	•	
	•	•	•	•	•		Þ	•	•
	017	005	047	<u> </u>					
		U2F	047	•_	•)	• 	•	265



	-	_						<u> </u>						
Á	000	001	002	•	•	•	•	00F	100	•	•	•	•	10F
256 DOT	010	011	012	•	•	•	•	01F	110	•	•	•	•	11F
	020	021	022	•	•	•	•	02F	120	•	•	•	•	12F
	•	•	•	•	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	٠	•	٠	•	•		• SC Da	•	•	
	•	•	•	•	•	•	•	 	•	•	•	•	•	•
	0F0	0F1	0F2	•	•	•	•	0FF	1F0	•	•	•	•	1FF
	200	201	202	•	•	•	•	20F	300	•	•	•	•	30F
	210	211	212	•	•	•	•	21F	310	•	•	•	•	31F
	220	221	222	•	•	•	•	22F	320	•	•	•	•	32F
		•	•	•	•	•	•	•	•	•	•	•	•	. •
		I ●	•	•	•	•	•	•	; ; ; ●	٠	•	•	•	•
	•	•	•		•	•	•	•	•	•	•	•	•	•
			 	' 				 		·				İ
, t	2F0	2F1	2F2	•	٠	•	٠	2FF	3F0	•	•	٠	•	3FF

256 DOT

Figure 2-8-4 OBJ Character Array (numbers are hexadecimal)

To calculate the total number of bytes of character data required, the following formula is derived from the bit mode and the screen height and width.

Total number of bytes of character data =



Where n equals the number of bits per dot (2,4, or 8).

8.1.1.2 SCREEN BASE REGISTER (SCBR)

The start address of the area in game pak RAM where character data will be handled must be assigned in advance from the Super NES CPU. This information is stored in the SCBR.

The start address is calculated using the following formula.

(Start Address) = 70:0000H+SCBRx400H

For example, when the value 11H is stored in the SCBR, in 4bit mode, with a height of 128 dots, width of 192 dots;

(Start Address) = 70:0000H+11Hx400H = 70:4400H

(Total number of bytes of character data) = (128/8)x(192/8)x(8x4) = 3000H

game pak RAM addresses 70:4400H through 70:73FFH are used for the character data area.

8.1.1.3 CMODE INSTRUCTION

The CMODE instruction must be stored in the plot option register (POR) to enable the PLOT instruction and COLOR or GETC instructions to be selected. The relationship between plot processing and the CMODE instruction is covered in more detail under "Plot Function and CMODE", later in this chapter.

8.1.2 SET COLOR (COLOR, GETC)

The color data used in plot processing must be stored in the GSU's color register (COLR) using the COLOR instruction or the GETC instruction. If the COLOR instruction is used, the value for the source register is stored, while the GETC instruction stores the value for the ROM buffer.

8.1.3 PLOT PROCESSING (PLOT)

The PLOT instruction plots the color data, stored by the COLOR or GETC instruction, to the X and Y coordinates stored in general registers R_1 and R_2 . The X coordinate value must be in R_1 and the Y coordinate value in R_2 . Color data plotted by the PLOT instruction are converted to character data and written to the game pak RAM.

Since it would be inefficient to perform a direct write to game pak RAM for each PLOT instruction, caching is performed in an 8-bit (1 pixel) x 8-bit memory inside the GSU. This corresponds with the 1 vertical pixel x 8 horizontal pixel blocks into which the screen is divided. This memory is called the "pixel cache" and the blocks that are cached are called "character blocks".

There are two pixel cache memories in the GSU. The color data produced by the PLOT instruction is cached in the "primary pixel cache." These data are copied to the "secondary pixel cache," then written from the "secondary pixel cache" to game pak RAM. Each pixel cache has an 8-bit flag called the primary and secondary bit-pend flags. These indicate whether or not the color data in each pixel cache is valid.
When the PLOT instruction is executed, the offset address of game pak RAM where color data are written is calculated from the value in bit 7 through bit 3 of the X coordinate (R_1) and the value in bit 7 through bit 0 of the Y coordinate (R_2). These values are held in the GSU. When another PLOT instruction is executed, the GSU compares the new coordinate values to those stored. If the coordinates have not changed, plotting is performed to the same character block (stored in secondary cache) is written to game pak RAM.

The flow of GSU plot processing will be demonstrated below using two cases. In the first description, the character block which was stored by the previous PLOT instruction is to be written. The second case demonstrates plotting to a different block.

8.1.3.1 PLOTTING TO SAME CHARACTER BLOCK

Color data are written to the pixel cache and the corresponding bit-pend flag is set. When all of the bit-pend flags are set (all 8 pixels of the cache block have been written), write processing to game pak RAM is performed in the following manner.

First, the contents of the primary pixel cache and the primary bit-pend flag are transferred to the secondary pixel cache and secondary bit-pend flag. If the contents of the secondary pixel cache are in the process of being written to the game pak RAM, this process is placed in WAIT status until the secondary pixel cache is empty.

After transfer processing, all of the primary bit-pend flags are cleared. Then the GSU executes the instruction following the PLOT instruction. Since the primary pixel cache can be used, the next instruction could be a PLOT instruction without requiring a WAIT status. Parallel with the execution of the next instruction, the GSU converts the color data in the secondary pixel cache into character data and writes them to the game pak RAM.

8.1.3.2 PLOTTING TO A DIFFERENT CHARACTER BLOCK

The contents of the primary pixel cache and the primary bitpend flag are transferred to the secondary pixel cache and secondary bit-pend flag. If the contents of the secondary pixel cache are in the process of being written to the game pak RAM, this process is placed in WAIT status until the secondary pixel cache is empty. Thereafter, color data are written to the primary pixel cache and the corresponding bit-pend flag is set.

The GSU then executes the instruction following the PLOT instruction. Parallel with the execution of this instruction, the GSU converts the color data in the secondary pixel cache to character data and writes it to game pak RAM. The data in the corresponding character block are read from the game pak RAM and converted back, while the color data correspond with the flags which are not set in the secondary bit-pend flag are set in the secondary pixel cache. The GSU then converts the color data in the secondary pixel cache into character data and writes them to the game pak RAM.

Thus, the operation of writing to game pak RAM using two pixel caches can be performed in parallel with the execution of instructions, making PLOT processing very efficient. In addition, since the PLOT instruction increments the value for R1 after processing, there is no need to specify coordinates when writing the pixels continuously toward the right.

CAUTION

Do not change the setting of the screen mode, described under "Set Screen Mode," during plot operations. Also, when screen plot processing is completed, execute the RPIX instruction to write all of the data contained in the pixel caches to the game pak RAM.

(Example 1)

The following program is executed under the following conditions.

SCBR=00H, Color Mode=256, and Screen Mode=BG 128 dot high

R1,#0	
R2,#0	;Set the plot starting coordinate to (0,0)
RO,#O	• • •
	;Reset POR
R0,#15H	
	;Load 15H to the color register
	-
	;Plot (0,0) through (2,0)
R0,#36H	
	;Load 36H to the color register
	-
	;Plot (3,0) through (7,0)
	1,#0 2,#0 0,#0 0,#15H

The primary pixel cache becomes the cache RAM for the character block from coordinates (0,0) through (7,0). When the program is executed, the following values are stored in the primary pixel cache and the primary bit-pend flag.



Since all 8 pixels in a character block are set with the final PLOT instruction, they are transferred from the primary pixel cache to the secondary pixel cache and the game pak RAM write begins. This process clears the primary bit-pend flags and the primary pixel cache is released.

(Example 2)

Continuing from Example 1, the following program is executed.

IBT	R0,#4AH	
COLOF	3	;Load 4AH to the color register
PLOT		
PLOT		
PLOT		
PLOT		;Plot (8,0) through (11,0)
IBT	R1,#10H	;Change X coordinate to 16
PLOT		;Plot (16,0)

The primary pixel cache becomes the cache for the character data from coordinates (8,0) through (15,0). Immediately after the 4th PLOT instruction is executed, the primary pixel cache and primary bit-pend flags are as shown below.



Since the last PLOT instruction writes to a different character block, RAM write processing is performed. First, a transfer is performed from the primary pixel cache and primary bit-pend flag to the secondary pixel cache and secondary bit-pend flag. Then, game pak RAM write processing is performed, but the pixels in the secondary pixel cache which have not been plotted are written after a game pak RAM read operation has been executed.



8.1.3.3 RPIX INSTRUCTION

The RPIX instruction reads the character block containing the specified coordinates from game pak RAM into the pixel cache and performs processing to calculate the pixel values after the contents of the pixel cache have been written to the game pak RAM. When the screen drawing routine is complete, it is advisable to execute the RPIX instruction to insure that all of the PLOT data have been written.

If consecutive RPIX instructions are executed, game pak RAM read data processing will always be performed because the instruction does not discern whether or not there are color data at the specified coordinates in the pixel cache.

CAUTION

Even when consecutive RPIX instructions read color data from the same character block, data will always be read from the game pak RAM.

8.1.4 PLOT FUNCTION AND CMODE

The CMODE instruction is used to determine how the color register value will be handled by the PLOT instruction. The modes which can be specified with CMODE are shown in the table below.

BIT	Flag Name	Operation when 0	Operation when 1	Related Instructions
0	Transparent Flag	Do not PLOT color 0	PLOT color 0	PLOT
1	Dither Flag	PLOT value of low 4 bits of color register	Alternately PLOT high 4 bits and low 4 bits of color register	PLOT
2	High Nibble Flag	Set value of low 4 bits in color register	Set value of high 4 bits in color register	COLOR, GETC
3	Freeze High Nibble Flag	Set all 8 bits in color register	Set only low 4 bits in color register with high 4 bits fixed	COLOR,GETC, PLOT
4	OBJ Mode Flag	Set mode with SCMR (ht0,ht1)	OBJ mode	PLOT,RPIX

Table 2-8-1 Functions of CMODE

The PLOT instruction is related to bit 3, but it is also used during PLOT processing for selecting the number of bits to be used (0=8 Bit, 1=4 Bit) for transparent processing.

8.1.4.1 BIT 0

The Super NES has multiple hardware BG screens. When one BG screen is laid over another BG screen, the 0 portions of the color in the top BG screen become "transparent" and the colors of the bottom BG are displayed. The GSU uses color mode 0 to perform this function.

When Bit 0=0 and all of the effective COLR bits are 0, the PLOT circuit refreshes only the X coordinate and no PLOT operation is performed. Normal PLOT operation is performed for anything other than 0.

8.1.4.2 BIT 1

When the number of colors that can be displayed at once is low (16 color mode), techniques can be used to apparently increase the number of colors through dither processing. The GSU is able to process this with extreme ease. The example below demonstrates the difficulties encountered when this function is not used.

(Example 3)

Routine for drawing a horizontal line of a specified length from a specified coordinate using two alternating specified colors.

	R1:Start > R2:Start > R3:Color R4:Color R12:Line	K position Y position 1 0 length	
;LOOP retu	MOVE rn address	R13,R15 s	;Set LOOP return address.
	XOR	R1 R2	
		#1 DOPLOT	;Execute [R0=(R1 XOR R2)And 1].
DOPLOT:	FROM FROM COLOR PLOT LOOP NOP	R3 R4	;When not zero, set R3 (color 1) to Sreg. ;When zero, set R4 (color 0) to Sreg. ;Set value of Sreg in COLR.

Thus, if only the plotting functions are used, it takes time to determine which of the two colors to PLOT at a specified time. The bit 1 dither flag may be used to efficiently perform this type of drawing process. The dither mode is only functional in 4 color mode and 16 color mode.

When dither mode is set, the PLOT circuit checks the bit 0 value of the result when an XOR operation is performed on R1 (X coordinate) and R2 (Y coordinate). If the resultant bit 0=0, the low 4 bits of the COLR register are used as the color data for the PLOT instruction. However, if the resultant bit 0=1, the high 4 bits of the COLR register are used.

When the program in the previous example is written using the CMODE instruction, only the PLOT instruction is looped, as demonstrated below.

(Example 4)

IBT	R0,#2	
CMODE		;Set to transparent and dither mode.
FROM	R3	•
ADD	R3	
ADD	R0	
ADD	R0	
ADD	R0	;Shift low 4 bits of COLOR1 to high 4 bits.
ADD	R4	;Add value of R4 (COLOR0) to R0.
COLOR		;Set COLR.
MOVE	R13,R15	
address		

LOOP PLOT

;Plot pixel.

Since the processing to determine whether or not a color is transparent is performed in parallel with the generation of plot data, dithering cannot be performed between a transparent color and a normal color. This mode can also be used in the 4 color mode.

8.1.4.3 BIT 2

;LOOP return

To efficiently perform rotation/enlargement/reduction of OBJ data, a system is used in which each pixel of color data is stored at one address. When displaying a 16 color OBJ, half of the memory is wasted using this method. Memory may be conserved by storing two pixels of color data together in one byte. However, this requires a method for extracting two pixels of color data from one byte of data. Bit 2 of CMODE is used by the GSU to perform this function.

When the COLOR or GETC instruction is executed with bit 2 of CMODE set, the high 4 bits of the source register are written to the color register. If different OBJ data are stored in the high 4 bits and low 4 bits of the same memory area, this function permits the packed 8-bit data to be used without shift processing. This mode can also be used in 4 color mode.

8.1.4.4 BIT 3

If the COLOR or GETC instruction is executed in 256 color mode with bit 3 of CMODE set, only the low 4 bits of the COLR register can be written to the color register. The high 4 bits are fixed. This function enables the high 4 bits of the color register to be used in place of a palette in 256 color mode. In other words, characters of different colors can be drawn by plotting 16 color mode data while changing the value of the high 4 bits of the color register.

8.1.4.5 BIT 4

When bit 4 of CMODE is set, the mode which enables character data to be produced for OBJ. When this bit is 0, the mode is specified by HT0,HT1 of the SCMR. When switching the OBJ mode by changing this bit, it will be necessary to use the RPIX instruction to write the data to the game pak RAM which have already been written to the pixel caches.



Figure 2-8-5 Plot Operations Assigned by CMODE

8.1.5 PLOT DATA ADDRESS CALCULATION METHODS

The addresses to which plot data are written are determined using the following data.

- X and Y coordinates are specified by the low bytes of R₁ and R₂.
- The screen color mode and height mode are specified by the SCMR.
 SCBR

The following examples demonstrate the method of calculating this address. In the calculations below, "X[7:3]" indicates the value of bit 7 through 3 for the value of X. The expression "X4," indicates the value of bit 4 for X.

- 1. Calculate the character number (CN) containing the specified coordinates. CN is the value of SC data in the character arrays previously described.
- (a) Height, 128 Dot Mode

	CN [9:0] = (X[7:3] x 10H) + Y[7:3]										
	X7	X6	X5	X4	ХЗ						
+					Y7	Y6	Y5	Y4	Y3		
CN9	CN8	CN7	CN6	CN5	CN4	CN3	CN2	CN1	CN0		
(b)	(b) Height, 164 Dot Mode										
CN [9:0] = (X[7:3] × 14H) + Y[7:3]											
+	X7	X6	X5 X7	X4 X6	X3 X5 Y7	X4 Y6	X3 Y5	Y4	Y3		
CN9	CN8	CN7	CN6	CN5	CN4	CN3	CN2	CN1	CN0		
(c)	Height,	192 Dot	Mode								
	CN [9:0] = (X[7:	3] x 18ŀ	H) + Y[7	:3]						
	X7	X6	X5	X4	X3						
		X7	X6	X5	X4	X3					
+					Y7	Y6	Y5	Y4	Y3		
CN9	CN8	CN7	CN6	CN5	CN4	CN3	CN2	CN1	CN0		

		(d)	OB	J Mo	de														
			CN	[9:0]	= (Y	[7] x	200	H) +	(X[7] x1	00F	ł) +	(Y[6	6:3]	x 10)H) -	+ Y[6:3	1
			X	7								>	< 6		X5	>	X 4		ХЗ
	+ \	(7			Y6		Y5	Ŷ	′ 4	Y	3								
	С	N9	CN	18	CN7	' (CN6	С	N5	Cl	N4	С	N3	C	N2	С	N1	(CNO
		2.	-	The a	addre	esse	s to I	oe w	ritter	n to	are	the	n ca	lcul	atec	as	follo	ows	•
			•	A[1 When This 54 by plane at the	9:0] re CH is 16 /tes f e nun e SC	= (C + (S + (Y + (Y + (P + (P + (P + (P + (P) +	N[9:0 B[7:0 [2:0] L[2] SIZ S for 56 co . The The	$\begin{array}{l} \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array} \\ \end{array} \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} $	CHAI 10000 DH) - the n olor i mode ress wing	R_S H) + (P iuml moc ∋. Tl ion ' exa	L[1] Der le, 3 ne e "SB) of b 32 b xpr [7:0 les	00⊢ ytes ytes essi]" in derr	I) + s use s for dica nons	PL[(ed fc 16 "PL[ates strat	0] colo 2:0] the e thi	e cł r mo indi valu s ca	nara ode icat ie s alcu	acter, , anc es a torec lla-
		(a)	4 C	olor l	Mode	•													
		SB7	SB6	SB5	SB4	SB3 CN9	SB2 CN8	SB1 CN7	SB0 CN6	CN5	CN4	CN3	CN2	CN1	CN0	Y2	Y1	Y0	PL0
A19	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A 8	A7	A6	A5	A4	A3	A2	A1	A0
		(b) SB7	16 (SB6	Coloi SB5	- Moo SB4	de SB3	SB2	SB1	SB0										
					CN9	CN8	CN7	CN6	CN5	CN4	CN3	CN2	CN1	CN0	PL1	Y2	Y1	Y0	PL0
A19	A18	A17	A16	A15	A14	A13	A12	A11	A10	A 9	A 8	A 7	A6	A5	A4	A3	A2	A1	A0
		(c)	256	Cold	or Mo	ode													
		SB7	SB6	SB5 CN9	SB4 CN8	SB3 CN7	SB2 CN6	SB1 CN5	SB0 CN4	СN3	CN2	CN1	CN0	PL2	PL1	Y2	¥1	YO	PL0
A19	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0

I

+

+

+

8.2 MULTIPLICATION INSTRUCTIONS

The 4 multiplication instructions shown below are available in the GSU.

•	MULT instruction	Signed 8 bits Low 8 bits of Sreg	х	Signed 8 bits Low 8 bits of operand	\rightarrow	Signed 16 bits Dreg
•	UMULT instruction	Unsigned 8 bits Low 8 bits of Sreg	x	Unsigned 8 bits Low 8 bits of operand	\rightarrow	Unsigned 16 bits Dreg
•	LMULT instruction FMULT	Signed 16 bits Sreg Signed 16 bits	x x	Signed 16 bits R6 Signed 16 bits	\rightarrow	Signed 32 bits High Dreg Low R4 Signed 32 bits
	instruction	Sreg	^	R6		High Dreg

There is an 8 bit x 8 bit multiplier built into the GSU. Since this multiplier is used only once with the MULT and UMULT instructions, these instructions can be executed at high speed. A 16 bit x 16 bit answer is calculated, for the LMULT and FMULT instructions, by performing an 8 bit x 8 bit multiplication 4 times.

The execution speed of each multiplication instruction can be changed using bit 5 of the CFGR. Normally, the standard speed mode (bit 5=0) is used. When the Super FX operates at 10.7 MHz (when bit 0 of the CLSR is "0"), the high speed mode (bit 5=1) can be used. If R4 is specified as the destination register with the LMULT instruction, the high 16 bits of the operation results are stored in R4.

CAUTION

If R4 is specified as the destination register with the FMULT instruction, the operation results will not be stored in R4 and the results will be lost. Do not specify R4 as the destination register for the FMULT instruction.

8.2.1 INTERNAL PROCESSING OF FMULT AND LMULT

For LMULT and FMULT instructions, 16 bit x 16 bit multiplication is performed by repeating an 8 bit x 8 bit multiplication circuit whose signed and unsigned numbers could both be present 4 times. The processing flow for the FMULT and LMULT instructions is explained below. The FMULT and LMULT instructions share the circuit, but notice that there are processes that can only be performed by the LMULT instruction.

Initially, an 18 bit buffer used to hold the partial results during multiplication, called the partial product buffer, is cleared.

The first multiplication is performed.

Low 8 bits of Sreg (unsigned) x Low 8 bits of R6 (unsigned) \rightarrow 16 bit result (unsigned) The high 8 bits of the result are stored in the low 8 bits of the partial product buffer. For LMULT, the low 8 bits of the result are stored in the low 8 bits of R4.

The second multiplication is performed.

High 8 bits of Sreg (signed) x Low 8 bits of R6 (unsigned) \rightarrow 16 bit result (signed)

The result is expanded to 18 bits with the sign and added to the partial product buffer.

The third multiplication is performed.

Low 8 bits of Sreg (unsigned) x High 8 bits of R6 (signed) \rightarrow 16 bit result (signed)

The result is expanded to 18 bits with the sign and added to the partial product buffer. For LMULT, the low 8 bits of the partial product buffer are further stored in the high 8 bits of R4.

The fourth multiplication is performed.

High 8 bits of Sreg (signed) x High 8 bits of R6 (signed) \rightarrow 16 bit result (signed)

The result (16 bits) is added to the high 10 bits of the partial product buffer. For LMULT if the Dreg is R4, the value in the partial product buffer is stored in R4. If the Dreg is not R4, the value of the partial product buffer is stored in the Dreg.

If R4 is specified as the destination register for the LMULT instruction when performing the above processing, the high 16 bits of the operation result will be stored in R4. However, if R4 is specified as the destination register for the FMULT instruction, the operation result will not be stored as the value for R4.

Chapter 9 Description of Instructions

This chapter provides a detailed description of each instruction and its function. ROM and RAM execution times listed for each instruction refer to the game pak ROM and RAM. Special indicators and symbols are used throughout this chapter. These are defined in the following 3 tables.

9.1 **OPERAND DESCRIPTIONS**

INDICATOR	DESCRIPTION
R ₀	Indicates internal register R ₀ .
R _n	A 16-bit general use register.
R _n '	A 16-bit general use register.
(R _m)	Indicates the value stored in the memory location specified by the contents of register ${\rm R}_{\rm m}.$
(xx)	Indicates the value stored in the memory location specified by the 16-bit value xx.
(уу)	Indicates the value stored in the memory location specified by the 9-bit value yy. ($0 \le yy \le 510$)
#n	Indicates 4-bit immediate data.
#xx	Indicates 16-bit immediate data. (0≤xx≤65535)
#pp	Indicates 8-bit immediate data. (-128≤pp≤127)
е	1-byte data -128 \le e \le 127, that expresses the displacement in the relative addressing mode.

9.2 FLAG DESCRIPTIONS

SYMBOL	DESCRIPTION
1	Set
0	Reset
*	Set or reset according to results.
_	No change

9.3 OPERATOR FUNCTIONS

INDICATOR	DESCRIPTION
R ₀	Indicates internal register R ₀ .
R _n , R _n '	A 16-bit general use register specified by n.
(R _m)	Indicates a value stored in a memory location specified by the contents of register $R_{\rm m}^{}.$
(xx)	Indicates a value stored in a memory location specified by the 16-bit value xx.
(уу)	Indicates a value stored in a memory location specified by the 9-bit value yy.
#n	Indicates 4-bit immediate data.
#xx	Indicates 16-bit immediate data. (0≤xx≤65535)
#pp	Indicates 8-bit immediate data. (-128≤pp≤127)
е	1-bit data (-128 \leq e \leq 127), that expresses displacement in the relative addressing mode.
S _{reg}	Source register
D _{reg}	Destination register
High-Byte	Upper byte of 16-bit data
Low-Byte	Lower byte of 16-bit data
\rightarrow	Indicates direction of movement of data
+	Add
-	Subtract
*	Multiply
Rn, #n	1's compliment
ALT1	ALT1 Flag
ALT2	ALT2 Flag
CY	Carry Flag
O/V	Overflow Flag
Z	Zero Flag
S	Sign Flag
В	B Flag
GO	Go Flag

9.4 ADC R_n

 $\label{eq:operation: Sreg} \begin{array}{ll} \mathsf{S}_{\mathsf{reg}} + \mathsf{R}_{\mathsf{n}} + \mathsf{CY} \ \mathsf{Flag} \to \mathsf{D}_{\mathsf{reg}} \end{array} \qquad (\mathsf{n}{=}0{\sim}15)$

Description: This instruction adds the source register, the operand, and the carry flag. The result is stored in the destination register.

Source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, these registers default to R_0 .

The operand can be any of registers $R_0 \sim R_{15}$.

Flags affected:

	В	ALT1	ALT2	O/V	S	CY	Z			
	0	0	0	*	*	*	*			
B: Reset ALT1: Reset ALT2: Reset O/V: Set on signed overflow. S: Set if result is negative, else reset CY: Set on unsigned carry, else reset Z: Set if result is zero.										
Opcode:										
	(MSB)					(LSB)			
ADC F	₹ _n	0	0 1	1	1 1	0	1	(3DH)		
		0	1 0	1 n (0H~FH) (5nH)						
Machine Cyc	les:	ROM	1 execu	cution time			6 cycles			
		RAN	l execu	ution time 6 d				S		
		Cach	ne RAM	VI execution time 2 cyc				9S		
Example:	R ₁		; R ₀ +F	R ₁ +CY-	→R ₀					
	WITH	R_2	R ₂ ; Set the source/d					on registers to R ₂		
	ADC	R_3		; R ₂ +F	R ₃ +CY-	→R ₂				
ADC R_2 ; R_0+R_2+CY-						ᠯ₂+CY→R₀				

9.5 ADC #n

Operation: $S_{reg} + #n + CY Flag \rightarrow D_{reg}$ (n=0~15)

Description: This instruction adds the source register, the immediate data specified by the operand #n, and the carry flag. The result is stored in the destination register.

Source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, these registers default to R_0 .

The operand can be immediate data from 0~15.

Flags affected:

Opcode:

	В	ALT	1 A	LT2	0/V	/	S	CY		Z			
	0	0		0	*		*	*		*			
		B: ALT1 ALT2 O/V: S: CY: Z:	l: 2:		Reset Reset Set on signed overflow. Set if result is negative, else Set on unsigned carry, else r Set if result is zero, else rese								
le:													
	(MSB)						(LS	SB)			
ADC #	n	0	0	1	1	1	1	1	1	(3	FH)		
		0	1	0	0 1 n (0H~FH) (5nH								

Machine Cyc	les:	ROM exect	ution time	6 cycles	
		RAM execu	ution time	6 cycles	
		Cache RAN	2 cycles		
Example:	ADC	#9H ; R_0 +0009H+CY \rightarrow R ₀			
	FROM	R_3	; Set the source register to		
ADC		#5H	; R ₃ +0005H+CY-	→R ₀	
ADC		#0AH	; R₀+000AH+CY→R₀		

9.6 ADD R_n

 $Operation: \qquad S_{reg} + R_n \rightarrow D_{reg}$

(n=0~15)

Description: This instruction adds the source register and the register specified by the operand R_n . The result is stored in the destination register.

Source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, these registers default to R_0 .

The operand can be any of registers $R_0 \sim R_{15}$.

Flags affected:

	В	ALT1	ALT2	O/V	S	CY	Z		
	0	0	0	*	*	*	*		
B: Reset ALT1: Reset ALT2: Reset O/V: Set on signed overflow. S: Set if result is negative, else CY: Set on unsigned carry, else r Z: Set if result is zero.									
Opcode:									
	(MSB)		·	(LSB)				
AD	D R _n	0	0	1	n (0H~FF	H) (5	nH)	
Machine Cyc	les:	ROM RAM	1 execu I execu	ition tir tion tin	ne ne	3 3	cycles cycles		
		Cach	ne RAM	l execi	ution tir	ne 1	cycle		
Example:	Under	the fol	lowing	conditi	ons:				
	S _{re}	,g: R ₀ , I	D _{reg} : R	₀ , R ₀ =4	4283H,	R ₄ =24	38H		
	R ₀ :	=66BB	H wher	n ADD	R ₄ is e	xecute	d.		
	ADD	R_4		; R ₀ +F	$R_4 \rightarrow R_0$				
	то	R_5		; Set the destination register to R_5					
	ADD	R_6		; $R_0 + R_6 \rightarrow R_5$					
	ADD	R_3		; R ₀ +F	$R_3 \rightarrow R_0$				

9.7 ADD #n

T

Operation:

ion: $S_{reg} + #n \rightarrow D_{reg}$

(n=0~15)

Description: This instruction adds the source register to the immediate data specified by the operand #n. The result is stored in the destination register.

Source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, these registers default to R_0 .

The operand can be immediate data from 0-15.

Flags affected:

	В	ALT	A	LT2	0/\	/	S	CY	Z	-	
	0	0		0	*		*	*	*		
B: Reset ALT1: Reset ALT2: Reset O/V: Set on signed overflo S: Set if result is negati CY: Set on unsigned carr Z: Set on zero result, el Opcode:								rflow, ative, arry, else	els els else res	e reset. e reset e reset. et.	
Opcode:											
(MSB)									(LSB)	
ADD #n 0 0 1			1	1	1	1	1	0	(3	EH)	
0 1 0			0	1		n (0ł	ન ∼FΗ)	(5	nH)	
Machine Cycles: ROM exec RAM exec Cache BA				execu execu RAM	ition tion 1 1 exe	time time cutio	on tin	ne	6 cyc 6 cyc 2 cyc	les les les	
Example:	Un	der th	e fo	ollowi	ng c	ondi	tions	:			
S _{reg} : R ₄ , D _{reg} ; R ₇ , F R ₇ is 368AH when <i>J</i> ADD #8H ; F WITH R ₇ ;Se ADD #2H ; F ADD R ₇ ; F						=368 DD # +000 the : +000 +R ₇ -	32H 8H is 98H– sourc 92H– →R ₀	s exe →R ₇ ce an →R ₇	cuted d des	tina	tion registers to R ₇

9.8 ALT1

FLAG PREFIX INSTRUCTION

Operation: $1 \rightarrow ALT1 Flag$

Description: ALT1 is a prefix instruction used in combination with the instruction which follows. When ALT1 is executed, the Super FX sets the ALT1 flag in bit 8 of the status flag register (3030, 3031H).

The ALT1 flag specifies the mode for the next instruction.

Flags affected:

В	ALT1	ALT2	O/V	S	CY	Z
-	1	-	-	-	-	-
	ALT1:		Set			

Opcode:

((LSB)								
ALT1	0	0	1	1	1	1	0	1	(3DH)

Machine Cycles:	ROM execution time	3 cycles
	RAM execution time	3 cycles
	Cache RAM execution time	1 cycles

Example: Execution of the ALT1 instruction sets the ALT1 flag. Various instructions can be executed, depending upon the instruction which follows the ALT1 prefix.

(Refer to, "ALT1 (\$3D) +", in the Super FX Opcode Matrix at the end of this chapter.)

9.9 ALT2

FLAG PREFIX INSTRUCTION

Operation: $1 \rightarrow ALT2 Flag$

Description: ALT2 is a prefix instruction used in combination with the instruction which follows. When ALT2 is executed, the Super FX sets the ALT2 flag in bit 9 of the status flag register (3030, 3031H).

The ALT2 flag specifies the mode for the next instruction.

Flags affected:

	В	ALT1	ALT2	O/V	S	CY		Ζ		
	-	-	1	-	-	-	-			
		ALT2:		Set						
Opcode:										
	((MSB)					(LS	B)		
ALT2		0	0 1	1	1 1	1	0) (3	EH)	
				••				-		
Machine Cyc	les:	RON	l execu	ution tir	ne		3 сус	les		
		RAM	l execu	ition tir	ne		3 сус	les		
		Cacl	ne RAN	l exec	ution ti	me	1 сус	les		
Example: Execution of the ALT2 instruction sets the ALT2 flag. Various in structions can be executed, depending upon the instruction which follows the ALT2 prefix.									tious in- tion	

(Refer to, "ALT2 (\$3E) +", in the Super FX Opcode Matrix at the end of this chapter.)

9.10 ALT3

FLAG PREFIX INSTRUCTION

Operation: $1 \rightarrow ALT1$ Flag $1 \rightarrow ALT2$ Flag

Description: ALT3 is a prefix instruction used in combination with the instruction which follows. When ALT3 is executed, the Super FX sets the ALT1 and ALT2 flags in bits 8 and 9 of the status flag register (3030, 3031H).

These flags specify the mode for the next instruction.

Flags affected:

	В	ALT1	ALT2	O/V	S	CY	Z		
	-	1	1	-	-	-	-		
		ALT1: ALT2:		Set Set					
Opcode:									
	(MSB)				(LSB)		
ALT3 0 0 1 1 1 1 1 (3FH)									
Machine Cycl	es:	ROM	l execu	ition tin	ne	3	cycles		
		RAM	execu	tion tim	ne	3	cycles		
		Cach	ne RAM	l exect	ition tin	ne 1	cycles		
Example:	Exe flac	ecution s. Vari	of the	ALT3 i structio	nstruct ns can	ion set be exe	s the A	LT 1 and dependi	1 ALT 2 na upon

flags. Various instructions can be executed, depending upon the instruction which follows the ALT3 prefix.

(Refer to, "ALT3 (\$3F) +", in the Super FX Opcode Matrix at the end of this chapter.)

9.11 AND R_n

Operation: $S_{reg} AND R_n \rightarrow D_{reg}$ (n=1~15)

Description: This instruction performs logical AND on corresponding bits of the source register and the operand R_n . The result is stored in the destination register.

Source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, these registers default to R_0 .

The operand can be any of registers R_{1} ~ R_{15} .

Flags affected:

	В	ALT1	ALT2	O/V	S	CY	Z			
	0	0	0	-	*	-	*	1		
		B: ALT1: ALT2: S: Z:		Rese Rese Rese Set if Set o	t t result i n zero	s negal result, e	tive, els else res	e reset		
Opcode:	(MSB)		(LSB)						
ADD F	R _n	0	1 1	1	n (1	H~FH)	(7nH)		
Machine Cyc	les:	ROM	i execu	ition tii	me	3	cycles			
		RAM	execu	tion tir	ne	3	cycles			
		Cach	ne RAM	1 exec	ution ti	me 1	cycles			
Example:										
	AND	R_8		; R ₀	AND	R ₈	\rightarrow	R ₀		
				(163A	.H) (00FFH)	\rightarrow	(003AH)		
	FROM	R ₉		;Set tł	ne sour	ce regi	ster to l	₹ ₉		
	то	R ₁₀		;Set the destination register to				r to R ₁₀		
	AND	R_7		; R ₉	AND	R ₇	\rightarrow	R ₁₀		
				(55AA	νH) (FF00H)	\rightarrow	(5500H)		

9.12 AND #n

Operation: Sreg AND $\#n \rightarrow Dreg$ (n=1~15)

Description: This instruction performs logical AND on corresponding bits of the source register and the immediate data specified by the operand #n. The result is stored in the destination register.

Source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, these registers default to R_0 .

The operand can be immediate data from 1~15.

Flags affected:

	В	ALT1	ALT2	O/V	S	CY	Z		
	0	0	0	-	*	-	*		
		B: ALT1: ALT2: S: Z:		Reset Reset Reset Set if Set or	result is n zero r	s negal esult, e	tive, els else res	e reset et.	
Opcode:	((MSB)					(LSB)		
ADD #	n	0	0 1	1	1 1	1	0 (BEH)	
		0	1 1	1	n	(1H~Fl	H) (7	7nH)	
Machine Cycl	es:	ROM	l execu	ition tir	ne	6	6 cycles		
		RAM	execu	ition tin	ne	6	cycles		
Cache RAM execut						ne 2	cycles		
Example:	ister R	₀ is, "3l	E5DH (0011 1	110 01	01 1101B)",			
		AND	#6H						
	will	result	in,						

R₀ = "0004H (0000 0000 0000 0100B)".

9.13 ASR

Operation:



Description: This instruction shifts all bits in the source register one bit to the right. Bit 0 goes into the carry flag and bit 15 is unaffected. The result is stored in the destination register.

Source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, these registers default to R_0 .

Flags affected:

	В	ALT1	ALT2	O/V	S	CY	Z	
	0	0	0	-	*	*	*	
		B: ALT1: ALT2: S: CY: Z:		Reset Reset Reset Set if Set if else Set or	result is bit 0 in reset a zero r	s negat the so result, e	tive, els urce reç else res	e reset gister is "1", et.
Opcode:	(MSB)				(LSB)	
ASR		1	0 0	1	0 1	1	0 (9	96H)
Machine Cycl	es:	ROM RAM Cach	l execu execu ne RAM	ition tin tion tim 1 execu	ne ne ition tir	3 3 ne 1	cycles cycles cycles	

Example:	Under the following condi S _{reg} : R ₁₀ , D _{reg} : R ₁	tions,	
	CY bit 15		bitO
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 1 1 0 1 1 1 1 0	1 1 (4F7BH)
	When ASR is executed, th	e carry flag and R ₁ are:	
	CY bit15		bit0
	1 R ₁ 0 0 1 0 0	1 1 1 1 0 1 1 1 1	0 1 (27BDH)

9.14 BCC e

Operation:IfCY Flag=0then $R_{15}+e \rightarrow R_{15}$ (e= -128 ~+127) R_{15} identifies the next
address for the BCC
instruction (2 bytes)Description:If the carry flag is "0", add "e" to the contents of the program
equation indicated by the program

Description: If the carry flag is "0", add "e" to the contents of the program counter R₁₅ and JUMP to the address indicated by the resulting value in the program counter.

If the carry flag is "1", do not jump.

The relative offset can be -128 to +127 bytes from the address following the code for "e".

If the decision results in a JUMP, the next instruction to be executed will already be in the instruction pipeline of the processor. For this reason one byte from the pipeline will be executed before the instruction at the branch destination is executed. (The execution time for this instruction is not included in the machine cycles listed below.)

Flags affected:

В	ALT1	ALT2	O/V	S	CY	Z
-	-	-	-	-	-	-

No flags affected

Opcode:

((MSB)					(LSB)					
	0	0	0	0	1	1	0	0	(0CH)		
BCC e	-		— e	(00H	~FFI	H)		->	Relative address		

Note: The number "e" (number, label, formula) which shows the jump destination is given in the assembler as an operand.

Machine Cycles:	ROM execution time	6 cycles
	RAM execution time	6 cycles
	Cache RAM execution time	2 cycles

Example: In the following example, the carry flag is zero and the program jumps forward 5 bytes from the execution address of the instruction.

BCC \$+5H

The relationship between the program and the program counter is as follows:

PC ADDRESS	Object Code	
51E 51F 520 521 522 523	0C── (BCC \$+5H) 03 ←PC before jump ←PC after jump	Execute instruction at address 520 and jump.
•		
•		
•	•	

the pro-

9.15 BCS e

Operation:	lf	CY Flag=1	
	then	R ₁₅ +e→R ₁₅	(e= -128~+127) R ₁₅ identifies the next address for the BCS instruction (2 bytes)
Description:	If the JUMF gram	carry flag is "1", add ^P to the address indi counter.	I "e" to the program counter R ₁₅ and cated by the resulting value in the pr

If the carry flag is "0", do not jump.

The relative offset can be -128 to +127 bytes from the address following the code for "e".

If the decision results in a JUMP, the next instruction to be executed will already be in the instruction pipeline of the processor. For this reason one byte from the pipeline will be executed before the instruction at the branch destination is executed. (The execution time for this instruction is not included in the machine cycles listed below.)

Flags affected:

В	ALT1	ALT2	O/V	S	CY	Z
-	-	-	-	-	-	-

No flags affected

Opcode:

(MSB)								(LSE	3)
	0	0	0	0	1	1	0	1	(0DH)
BCS e	-		— е	(00H	~FFI	H)		->	Relative address

Note: The number "e" (number, label, formula) which shows the jump destination is given in the assembler as an operand.

Machine Cycles:	ROM execution time	6 cycles
	RAM execution time	6 cycles
	Cache RAM execution time	2 cycles

.

Example: In the following example, the carry flag is set and the program jumps backward 1 byte from the execution address of the instruction.

•

.

BCS \$-1H

The relationship between the program and the program counter is as follows:

PC ADDRESS Object Code

.

.

 $\begin{array}{cccc} 42D & \leftarrow PC \text{ after jump} \checkmark \\ 42E & 0D & (BCS \$-1H) \\ 42F & FD & \\ 430 & \leftarrow PC \text{ before jump} \end{array} \\ \begin{array}{c} \text{Execute instruction} \\ \text{at address 430 and} \\ \text{jump.} \end{array}$

9.16 BEQ e

Operation: If Z Flag=1

then R₁₅+e→R₁₅

(e= -128~+127) R₁₅ identifies the next address for the BEQ instruction (2 bytes)

Description: If the zero flag is "1", add "e" to the program counter R₁₅ and JUMP to the address indicated by the resulting value in the program counter.

If the zero flag is "0", do not jump.

The relative offset can be -128 to +127 bytes from the address following the code for "e".

If the decision results in a JUMP, the next instruction to be executed will already be in the instruction pipeline of the processor. For this reason one byte from the pipeline will be executed before the instruction at the branch destination is executed. (The execution time for this instruction is not included in the machine cycles listed below.)

Flags affected:

В	ALT1	ALT2	O/V	S	CY	Z
-	-	-	-	-	-	-

No flags affected

Opcode:

(MSB)								(LSI	B)
	0	0	0	0	1	0	0	1	(09H)
BEQ e	-		— e	(00H	~FFI	H)			Relative address

Note: The number "e" (number, label, formula) which shows the jump destination is given in the assembler as an operand.

Machine Cycles:	ROM execution time	6 cycles
	RAM execution time	6 cycles
	Cache RAM execution time	2 cycles

Example: In the following example, the zero flag is set and the program jumps ahead 5 bytes from the execution address of the instruction.

BEQ \$+5H

The relationship between the program and program counter is as follows:

PC ADDRESS	Object Code	
15FD 15FE 15FF	09 (BEQ \$+5H)	
1600 1601 1602	←PC before jump ——	Execute instruction at address 1600 and jump.
1003		

9.17 BGE e

Operation: If (S XOR O/V)=0

then $R_{15}+e \rightarrow R_{15}$

- (e= -128~+127) R₁₅ identifies the next address for the BGE instruction (2 bytes)
- Description: If the sign flag and the overflow flag are equal, add "e" to the program counter R_{15} and JUMP to the address indicated by the resulting value in the program counter.

If the values are different, do not jump.

The relative offset can be -128 to +127 bytes from the address following the code for "e".

If the decision results in a JUMP, the next instruction to be executed will already be in the instruction pipeline of the processor. For this reason one byte from the pipeline will be executed before the instruction at the branch destination is executed. (The execution time for this instruction is not included in the machine cycles listed below.)

Flags affected:

В	ALT1	ALT2	O/V	S	CY	Z	
-	-	-	-	-	-	-	
No flags affected							

No flags affected

Opcode:

BGE e



Note: The number "e" (number, label, formula) which shows the jump destination is given in the assembler as an operand.

Machine Cycles:	ROM execution time	6 cycles
	RAM execution time	6 cycles
	Cache RAM execution time	2 cycles

I

Example: In the following example, the sign flag and over flag are set and the program jumps backward 3 bytes from the execution address of the instruction.

BGE \$-3H

The relationship between the program and program counter is as follows:



9.18 BIC R_n

Operation:

 $S_{reg} AND \overline{Rn} \rightarrow D_{reg}$

(n=1~15)

Description: This instruction performs logical AND on corresponding bits of the source register and the 1's complement of register specified in the operand R_n . The result is stored in the destination register.

The source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, these registers default to R_0 .

The operand can be any of registers $R_1 \sim R_{15}$.

Flags affected:

В	ALT1	ALT2	O/V	S	CY	Z	
0	0	0	-	*	-	*	
	B ALT1 ALT2 S Z		: Rese : Rese : Rese : Set if : Set c	et et f result on zero	is nega result,	ative, el else re	lse reset eset.

Opcode:	(MSB)	(MSB)						(LSB)	
BIC R _n	0	0	1	1	1	1	0	1	(3DH)
	0	1	1	1	n (1H~FH)		(7nH)		

Machine Cycles:	ROM execution time	6 cycles	
	RAM execution time	6 cycles	
	Cache RAM execution time	2 cycles	

Example: Under the following conditions:

Sreg: R₂, Dreg: R₀

R₂=75CEH (0111 0101 1100 1110B), R₁=3846H (0011 1000 0100 0110B)

R₀ is 4588H (0100 0101 1000 1000B) when BIC R₁ is executed.

9.19 BIC #n

Operation: $S_{reg} AND \overline{\#n} \rightarrow D_{reg}$ (n=1~15)

Description: This instruction performs logical AND on corresponding bits of the source register and the 1's complement of the immediate data specified in the operand #n. The result is stored in the destination register.

The source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, these registers default to R_0 .

The operand can be immediate data from 1~15.

Flags affected:


9.20 BLT e

Operation: If (S XOR O/V)=1

then $R_{15}+e \rightarrow R_{15}$

- (e= -128~+127) R₁₅ identifies the next address for the BLT instruction (2 bytes)
- Description: If the sign flag and the overflow flag are different, add "e" to the program counter R_{15} and read the next instruction at the location indicated by the resulting value in the program counter.

If the values are the same, do not jump.

The relative offset can be $-128 \sim +127$ bytes from the address following the code for "e".

If the decision results in a JUMP, the next instruction to be executed will already be in the instruction pipeline of the processor. For this reason one byte from the pipeline will be executed before the instruction at the branch destination is executed. (The execution time for this instruction is not included in the machine cycles listed below.)

Flags affected:

В	ALT1	ALT2	O/V	S	CY	Z		
-	-	-	-	-	-	-		
No flags affected								

No flags affected

Opcode:

(MSB)						(LSB)					
	0	0	0	0	0	1	1	0	(06H)		
BLT e	-		— e	(00H	~FFł	H)		-	Relative address		

Note: The number "e" (number, label, formula) which shows the jump destination is given in the assembler as an operand.

Machine Cycles:	ROM execution time	6 cycles
	RAM execution time	6 cycles
	Cache RAM execution time	2 cycles

> Example: In the following example, the sign flag is set and the overflow flag is reset. The program jumps forward 4 bytes from the execution address of the instruction. BLT \$+4H

> > The relationship between the program and program counter is as follows:

PC ADDRESS	<u>Object Code</u>
BBD BBE BBF BC0 BC1 BC2	06 (BLT \$+4H) 02 (BLT \$+4H) ←PC before jump Execute instruction at address BC0 and jump.

9.21 BMI e

Operation:IfS Flag = 1then $R_{15}+e \rightarrow R_{15}$ (e= -128~+127) R_{15} identifies the next address for the BMI instruction (2 bytes)

Description: If the sign flag is "1", add "e" to the program counter R_{15} and read the next instruction at the location indicated by the resulting value in the program counter.

If the sign flag is "0", do not jump.

The relative offset can be -128 \sim +127 bytes from the address following the code for "e".

If the decision results in a JUMP, the next instruction to be executed will already be in the instruction pipeline of the processor. For this reason one byte from the pipeline will be executed before the instruction at the branch destination is executed. (The execution time for this instruction is not included in the machine cycles listed below.)

Flags affected:

В	ALT1	ALT2	O/V	S	CY	Z		
-	-	-	-	-	-	-		
No flogs offected								

No flags affected

Opcode:

ode:	(MSB	(MSB)						(LSB)			
	0	0	0	0	1	0	1	1	(0BH)		
BMI e	-		— e ((00H	~FFł	H)			Relative address		

Note: The number "e" (number, label, formula) which shows the jump destination is given in the assembler as an operand.

Machine Cycles:	ROM execution time	6 cycles
	RAM execution time	6 cycles
	Cache RAM execution time	2 cycles

Example: In the following example, the sign flag is set and the program jumps forward 5 bytes from the execution address of the instruction.

BMI \$+5H

The relationship between the program and program counter is as follows:

PC ADDRESS	Object Code
57D 57E 57F 580 581 582 583	0B ── (BMI \$+5H) ←PC before jump ── Execute instruction at address 580 and jump.

9.22 BNE e

Operation:	lf	Z Flag = 0	
	then	R ₁₅ +e→R ₁₅	(e= -128~+127) R ₁₅ identifies the next address for the BNE instruction (2 bytes)
Description:	lf the read t value	zero flag is "0", add "e" to he next instruction at the l in the program counter.	the program counter R ₁₅ and ocation indicated by the resulting

If the zero flag is "1", do not jump.

The relative offset can be -128 ~ +127 bytes from the address following the code for "e".

If the decision results in a JUMP, the next instruction to be executed will already be in the instruction pipeline of the processor. For this reason one byte from the pipeline will be executed before the instruction at the branch destination is executed. (The execution time for this instruction is not included in the machine cycles listed below.)

Flags affected:

В	ALT1	ALT2	O/V	S	CY	Z
-	-	-	-	-	-	-

No flags affected

Opcode:	(MSB)						(LSB)			
	0	0	0	0	1	0	0	0	(08H)	
BNE e	-		— e	(00H	~FFI	H)		->	Relative address	

Note: The number "e" (number, label, formula) which shows the jump destination is given in the assembler as an operand.

Machine Cycles:	ROM execution time	6 cycles
	RAM execution time	6 cycles
	Cache RAM execution time	2 cycles

Example: In the following example, the zero flag is reset and the program jumps backward 2 bytes from the execution address of the instruction.

BNE \$-2H

The relationship between the program and program counter is as follows:



9.23 BPL e

Operation: lf S Flag = 0then $R_{15}+e \rightarrow R_{15}$ (e= -128~+127) R₁₅ identifies the next address for the BPL instruction (2 bytes)

Description: If the sign flag is "0", add "e" to the program counter R_{15} and read the next instruction at the location indicated by the resulting value in the program counter.

If the sign flag is "1", do not jump.

The relative offset can be -128 ~ +127 bytes from the address following the code for "e".

If the decision results in a JUMP, the next instruction to be executed will already be in the instruction pipeline of the processor. For this reason one byte from the pipeline will be executed before the instruction at the branch destination is executed. (The execution time for this instruction is not included in the machine cycles listed below.)

Flags affected:

В	ALT1	ALT2	O/V	S	CY	Z		
-	-	-	-	-	-	-		
No flows offented								

No flags affected

Opcode:

ode:	(MSB	(MSB)							(LSB)			
	0	0	0	0	1	0	1	0	(0AH)			
BPL e			— е ((00H	~FFI	H)			Relative address			

Note: The number "e" (number, label, formula) which shows the jump destination is given in the assembler as an operand.

Machine Cycles:	ROM execution time	6 cycles
	RAM execution time	6 cycles
	Cache RAM execution time	2 cycles

Example: In the following example, the sign flag is reset and the program jumps forward 4 bytes from the execution address of the instruction.

BPL \$+4H

The relationship between the program and program counter is as follows:

PC ADDRESS	<u>Object Code</u>
95D 95E 95F 960 961 962 963	0A (BPL \$+4H) ←PC before jump Execute instruction ←PC after jump at address 960 and jump.

9.24 BRA e

Operation:	R ₁₅ +e→R ₁₅	(e= -128~+127) R ₁₅ identifies the next address for the BRA instruction (2 bytes)
Description [.]	Regardless of the state	is of the flags, add "e" to the proc

Description: Regardless of the status of the flags, add "e" to the program counter R_{15} and read the next instruction at the location indicated by the resulting value in the program counter.

The relative offset can -128 \sim +127 bytes from the address following the code for "e".

When a JUMP occurs, the next instruction to be executed will already be in the instruction pipeline of the processor. For this reason one byte from the pipeline will be executed before the instruction at the branch destination is executed. (The execution time for this instruction is not included in the machine cycles listed below.)

Flags affected:

В	ALT1	ALT2	O/V	S	CY	Z
-	-	-	-	-	-	-

No flags affected

Opcode:

. (N	(MSB)						(LSB)				
	0	0	0	0	0	1	0	1	(05H)		
BRA e	-		— e	(00H	~FFI	H)			Relative		

Note: The number "e" (number, label, formula) which shows the jump destination is given in the assembler as an operand.

Machine Cycles:	ROM execution time	6 cycles
	RAM execution time	6 cycles
	Cache RAM execution time	2 cycles

Example: In the following example, the program jumps backward to the execution address of the instruction.

BRA \$0H

The relationship between the program and program counter is as follows:

PC ADDRESS	<u>Object Code</u>
BOFC BOFD BOFE BOFF B100 B101	05 — ←PC after jump ◀ Execute FE — (BRA \$0H) ←PC before jump — address B100 and jump.

9.25 BVC e

Operation: lf O/V Flag=0 then $R_{15}+e \rightarrow R_{15}$ (e= -128~+127) R₁₅ identifies the next address for the BVC instruction (2 bytes) **Description**: If the overflow flag is "0", add "e" to the program counter R₁₅ and read the next instruction at the location indicated by the resulting value in the program counter. If the overflow flag is "1", do not jump. The relative offset can be -128 ~ +127 bytes from the address following the code for "e". If the decision results in a JUMP, the next instruction to be exe-

cuted will already be in the instruction pipeline of the processor. For this reason one byte from the pipeline will be executed before the instruction at the branch destination is executed. (The execution time for this instruction is not included in the machine cycles listed below.)

Flags affected:

В	ALT1	ALT2	O/V	S	CY	Z
-	-	-	-	-	-	-

No flags affected

Opcode:	(MSB	(MSB)					(LSB)			
	0	0	0	0	1	1	1	0	(0EH)	
BVC e			— e	(00H	~FFI	H)		->	Relative address	

Note: The number "e" (number, label, formula) which shows the jump destination is given in the assembler as an operand.

Machine Cycles:	ROM execution time	6 cycles
	RAM execution time	6 cycles
	Cache RAM execution time	2 cycles

Example: In the following example, the overflow flag is reset and the program jumps forward 4 bytes from the execution address of the instruction.

BVC \$+4H

The relationship between the program and program counter is as follows:



9.26 BVS e

Operation: If O/V Flag=1

then $R_{15}+e \rightarrow R_{15}$

(e= -128~+127) R₁₅ identifies the next address for the BVS instruction (2 bytes)

Description: If the overflow flag is "1", add "e" to the program counter R_{15} and read the next instruction at the location indicated by the resulting value in the program counter.

If the overflow flag is "0", do not jump.

The relative offset can be -128 \sim +127 bytes from the address following the code for "e".

If the decision results in a JUMP, the next instruction to be executed will already be in the instruction pipeline of the processor. For this reason one byte from the pipeline will be executed before the instruction at the branch destination is executed. (The execution time for this instruction is not included in the machine cycles listed below.)

Flags affected:

В	ALT1	ALT2	O/V	S	CY	Z					
-	-	-	-	-	-	-					
	No flags affected										

No flags affected

Opcode:

э:	(MSB)					(LSB)				
	0	0	0	0	1	1	1	1	(0FH)	
BVS e			— е	(00H	~FFI	H)		->	Relative address	

Note: The number "e" (number, label, formula) which shows the jump destination is given in the assembler as an operand.

Machine Cycles:	ROM execution time	6 cycles
	RAM execution time	6 cycles
	Cache RAM execution time	2 cycles

Example: In the following example, the overflow flag is set and the program jumps backward 2 bytes from the execution address of the instruction. BVS \$-2H The relationship between the program and program counter is as follows: PC ADDRESS **Object Code** 68B 68C ←PC after jump ◄ **Execute instruction** 68D at address 690 0F -FC -68E ____ (BVS \$-2H) and jump. 68F 690 \leftarrow PC before jump

691

9.27 CACHE

Operation: If CACHE BASE REGISTER<>(R₁₅ & 0FFF0H)

then (R₁₅ & 0FFF0H)→CACHE BASE REGISTER

Description: When the cache base register is equal to the address with the lower 4 bits of the program counter at 0, nothing occurs. When it is not equal to this address, reset all cache flags and set the cache base register to that value.

	В	ALT1	ALT2	O/V	S	CY	Z	
	0	0	0	-	-	-	-	
		B ALT1 ALT2		: Res : Res : Res	et et et			-
Opcode:	(N	ASB)				(LSB)	
CACH	Е [0 (0 0	0	0 0	1	0 (0	2H)
Machine Cyc	3	l∼4 cycl	es					
	3	3~4 cycles						
	ne 1	1 cycle						

9.28 CMODE

Operation: S_{reg} (b4~b0) \rightarrow PLOT OPTIONS REGISTER

Description: This instruction loads the lower 5 bits of the source register into the plot options register. The instruction is used to specify the PLOT, COLOR, and GETC execution modes.

Bit 0 - Transparency Flag

0 = Transparency ON

If transparency is on and the color register is "0", the plot circuit only changes the X coordinate. When transparency is on and the color register is other than "0", the normal plotting operation is performed.

1 = Transparency OFF

The normal plotting operation is performed when transparency is off.

Bit 1 - Dither Flag

Bit 1 is only valid in the 16-color mode. When Bit 1 is "1" and the values of bit 0 in registers R1 and R2 are the same, the lower 4 bits in the color register are plotted. When bit 0 of registers R1 and R2 are different, the upper 4 bits in the color register are plotted.

Note: When transparency is on and the 4 bits to be plotted are "0", only the X coordinate is changed.

Bit 2 - Upper 4 Bits Color

Bit 2 is valid in the 16-color and 256-color modes. In the 256-color mode, Bit 3 must be set to a logic "1".

When Bit 2 is "1", the upper 4 bits in the source register are stored in the lower 4 bits of the color register while processing the COLOR and GETC instructions. This allows the data for two pixels to be stored in one byte.

Bit 3 - 256 Color Mode Only

Set Bit 3, "1", in the 256-color mode to fix the upper 4 bits of the color register while processing the COLOR and GETC instructions and change the lower 4 bits only.

Bit 4 - Sprite Mode

Set Bit 4, "1", to specify the bitmap in the sprite mode.

Flags affected: ALT1 ALT2 O/V В S CY Ζ 0 0 0 ----B ALT1 : Reset : Reset ALT2 : Reset Opcode: (MSB) (LSB) CMODE 0 0 1 1 1 1 0 1 (3DH) 0 1 0 0 1 1 1 0 (4EH) Machine Cycles: **ROM** execution time 6 cycles **RAM** execution time 6 cycles Cache RAM execution time 2 cycles Example: Under the following conditions, Sreg: R₀, R₀= 0002H the transparency and dithering modes are set when CMODE is executed.

9.29 CMP R_n

Operation:	S _{reg} – R _n	(n=0~15)
------------	-----------------------------------	----------

Description: This instruction subtracts the operand R_n from the source register and sets the flags accordingly. The result of the subtraction is not stored.

The source register is specified in advance using a FROM or WITH instruction. When not specified, the source register defaults to R_0 .

The operand can be $R_0 \sim R_{15}$.

	В	ALT1	ALT2	O/V	S	CY	Z	
	0	0	0	*	*	*	*	
		B ALT1 ALT2 O/V S CY Z		: Res : Res : Res : Set : Set : Set : Set	et et on over when th on unsi on zero	flow, el ne resu gned b result,	ise rese It is neo orrow, else re	et gative, else reset. else reset. eset
Opcode:		(MSB)					(LSB)	
		0	0 1	1	1 1	1	1 (3FH)
CMF	P R _n	0	1 1	0	n (0	H~FH)	(6nH)
Machine Cyc	ition tir tion tir 1 exect	me ne ution tir	6 6 ne 2	cycles cycles cycles				
Example:	Un	der the	followi	ng cor	nditions	,		
		S _{reg} :	R ₁ , R ₁	= 800	0H, R ₃ =	= 2FFF	н	
the overflow and carry flags are set and sign and zero flags a reset when								and zero flags are
		CMF	Р R ₃					
	is e	execute	ed.					

9.30 COLOR

2

Operation:	$S_{rea} \rightarrow$	Color register
------------	-----------------------	----------------

Description: This instruction loads the lower 8 bits of the source register into the color register as the color value.

Note: The value in the color register is stored in the color matrix (8 rows x 8 columns) with the PLOT instruction. When the PLOT instruction has been executed eight times or either of registers R_1 or R_2 is changed, the data is changed automatically to character data format and stored in the game pak RAM.

Flags affected:

В	ALT1	ALT2	O/V	S	CY	Z	
0	0	0	-	-	-	-	
_	B ALT1 ALT2		: Rese : Rese : Rese	et et et			
	(MSB)					(LSB)	
OR	0	1 0	0	1	1 1	0 (4EH)
es:	ROM	l execu	ition tir	ne	3	cycles	
	RAM	l execu	tion tin	ne	3	cycles	
	Cach	ne RAM	l execi	ution ti	me 1	cycles	
Un	der the	followi	ing cor	nditions	6:		
	S _{reg} :	R_6, R_6	₃ = 9830	н			
the	color ı	register	becor	nes 30	H wher	า	
	COL	OR					
	B 0 OR es: Un the	B ALT1 0 0 B ALT1 ALT2 (MSB) OR 0 es: ROM RAM Cach Under the S _{reg} : the color n COL	B ALT1 ALT2 0 0 0 B ALT1 ALT2 (MSB) OR 0 1 0 es: ROM execu RAM execu Cache RAM Under the followi S _{reg} : R ₆ , R ₆ the color register COLOR	BALT1ALT2O/V000-B: ReseALT1: ReseALT2: Rese(MSB)OR010es:ROM execution tin Cache RAM execution tin 	BALT1ALT2O/VS000B: ResetALT1: ResetALT2: Reset(MSB)OR0100100es:ROM execution timeRAM execution timeCache RAM execution timeCache RAM execution timeUnder the following conditionsSreg:R_6, R_6=9830Hthe color register becomes 30COLOR	BALT1ALT2O/VSCY000B: ResetALT1: ResetALT2: Reset(MSB)OR01011es:ROM execution time3RAM execution time3Cache RAM execution time1Under the following conditions: S_{reg} : R_6 , R_6 = 9830Hthe color register becomes 30H wherCOLOR	BALT1ALT2O/VSCYZ000B: ResetALT1: ResetALT2: Reset(MSB)(LSB)OR01110(MSB)01110(es:ROM execution time3 cyclesRAM execution time3 cyclesCache RAM execution time3 cyclesUnder the following conditions:Sreg: R ₆ , R ₆ = 9830Hthe color register becomes 30H whenCOLOR

is executed.

9.31 DEC R_n

Operation: $R_n - 1 \rightarrow R_n$ (n=0~14)

Description: This instruction decrements the register specified in the operand R_n by 1 and stores the result back in the same register. The register used can be R_0 - R_{14} .

ſ	В	ALT1	ALT2	O/V	S	CY	Z	
	0	0	0	-	*	-	*	1
		B ALT1 ALT2 S Z		: Rese : Rese : Rese : Set v : Set o	et et when th on zerc	ne resu o result,	lt is neç else re	gative, else rese eset

Opcode:	(MSB)				(LS	B)
DEC R _n	1 1	1	0	n (0H~EH)	(EnH)
	L,,,,,,L,,,,,,,,,,,,,,,,,,,,,,,,,,		<u>ـــــــ</u>			
Machine Cycles:	time	3 cycles				
	RAM	time 3 cycles				
	Cach	e RAI	Mex	ecution time	1 cy	/cles
Example:	Under the	follow	ving o	conditions:		
	R ₉ = A	3F7H	4			
	when the f	ollow	ing ir	struction is ex	ecut	ed
	DEC	R ₉				
	R ₉ become	es A3	F6H.			

9.32 DIV2

Description: This instruction automatically shifts all bits in the source register right one place. The result is stored in the destination register. (Refer to ASR instruction for details.) If the source register data is FFFFH, the result stored in the destination register is 0000H.

The source and destination registers are specified in advance using a FROM, WITH, or TO instruction. When not specified, these registers default to R_0 .

	В	ALT1	ALT2	O/V	S	CY	Z			
	0	0	0	-	*	*	*			
		B ALT1 ALT2 S CY Z	 : Reset 1 : Reset 2 : Reset : Set when the result is negative, else : Set when Bit 0 of the source register and reset when "0". : Set on zero result, else reset 							
Opcode:		(MSB)					(LSB)			
		0	0 1	1	1	1 0	1	(3DH)		
DIVZ		1	0 0	1	0	1 1	0	(96H)		
Machine Cycles: ROM exe RAM exe Cache Bu				xecution time 6 cycles xecution time 6 cycles						
		Cuo	10 I U U	. 57000			. 990183			



9.33 FMULT



Description: This instruction performs a 16 x16-bit signed multiplication with the source register and R_6 . The upper 16 bits of the 32-bit result are stored in the destination register. Bit 15 of the 32-bit result becomes the carry flag.

The source and destination registers are specified in advance using a FROM, WITH, or TO instruction. When not specified, these registers default to R_0 .

Note: Any register, $R_0 \sim R_{15}$, except R_4 may be assigned as the destination register.

	В	ALT1	ALT2	O/V	S		CY	Z		
	0	0	0	-	*		*	*		
		B ALT1 ALT2 S CY Z		: Reset : Reset : Reset : Set when the result is negative, else reset : Set when Bit 15 of the result is "1" and reset when "0". : Set if the upper 16 bits of result are zero						
Opcode: (MSB)				(LSB)						
FMU	LT	1	0 0	1	1	1	1	1	(9FH)	

	한 같은 것은 것은 것은 것은 것을 것이다. 것은					
Machine Cycles	ROM execution time RAM execution time Cache RAM execution time	11 or 7 cycles 11 or 7 cycles 8 or 4 cycles				
Note:	The number of machine cycles de	pends on the CFGR register.				
Example:	Under the following conditions,					
	S _{reg} : R ₅ , D _{reg} : R ₂ , R ₅ = 4AAA	H, R ₆ = DAABH				
	$\rm R_2$ becomes F51CH and the carry when	flag and sign flag are set				
	FMULT					
	is executed.					

9.34 FROM R_n

REGISTER PREFIX INSTRUCTION

Operation:

If B =0

then set S_{reg} to R_n (n=0~15) else $R_n \rightarrow D_{reg}$

Description: This instruction specifies which of the registers, $R_0 \sim R_{15}$, is to be used as the source register. If the B flag is set, the contents of the specified operand R_n are stored in the destination register D_{reg} , which is specified using the WITH instruction. (Refer to the MOVES instruction.)



9.35 GETB

Operation:



Description: This instruction loads one byte of data stored in the ROM buffer into the lower 8 bits of the destination register and resets the upper 8 bits of the destination register. Register R_{14} is the ROM address pointer when data is loaded from the game pak ROM into the ROM buffer. Using the value stored at R_{14} for the game pak ROM address, data is read from game pak ROM to the ROM buffer.

Banks are specified in advance using the ROMB instruction. However, changing banks using the ROMB instruction does not in itself trigger a ROM load.

The destination register is specified in advance using a WITH or TO instruction. When not specified, this register defaults to R_0 .

	В	ALT1	ALT2	O/V	S	CY	Z				
	0	0	0	-	-	-	-				
		_									
Opcode:	(LSB)									
GET	В	1	1 1	0	1	1 1	1	(EFH)			
Machine Cycles: ROM execution time 3~8 cycles											
	3~9 cycles										
	Cache RAM execution time 1~6 cycles										
Note:	Be	Because the ROM buffer is used, the number of exe									

Flags affected:

lote: Because the ROM buffer is used, the number of execution cycles varies with each program.

Example: Under the following conditions, ROM buffer=0075H, D_{reg}:R₀ R₀ becomes 0075H when GETB is executed.

9.36 GETBH

Operation:



Description: This instruction loads the data contained in the ROM buffer to the high byte of the destination register and the low byte of the source register to the low byte of the destination register.

The source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, these registers default to R_0 .

Note: Refer to the GETB instruction and "Memory Mapping" for information to load data from game pak ROM to the ROM buffer.

Flags affected:

	В	ALT1	AL	Г2	O/V	S		CY	Z		
	0	0	0		-	-		-	-		
	B : Reset ALT1 : Reset ALT2 : Reset										
Opcode:	(MSB) (LSB)										
GETBH		0	0	1	1	1	1	0	1	(3DH)	
	1	1	1	0	1	1	1	1	(EFH)		
Machine Cycles:ROM execution time6~10 cyclesRAM execution time6~9 cyclesCache RAM execution time2~6 cycles										cycles /cles /cles	
N 1 1	-										

Note: Because the ROM buffer is used, the number of execution cycles varies with each program.

Example: Under the following conditions,

(ROM buffer) = 75H, S_{reg} : R_2 , D_{reg} : R_6 , R_2 = 4ABDH

 R_6 becomes 75BDH when

GETBH

is executed.

9.37 GETBL

Operation:



Description: This instruction loads the data contained in the ROM buffer to the low byte of the destination register and the high byte of the source register to the high byte of the destination register.

The source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, these registers default to R_0 .

Note: Refer to the GETB instruction and "Memory Mapping" for information to load data from game pak ROM to the ROM buffer.

	В	ALT1	ALT2	0/	/V	S	(CY	Z	
	0	0	0	-	-	-		-	-	
B : Res ALT1 : Res ALT2 : Res										_
Opcode:		(MSB))						(LSB))
GETF	0	0	1	1	1	1	1	0	(3EH)	
GE I E	1	1	1	0	1	1	1	1	(EFH)	
Machine Cycles: ROM execution time 6~10 cycles RAM execution time 6~9 cycles										
Note [.]	Re	cause t	he RO	Mh	uffe		has	the	numbe	ar of execu
					and	10 0	Juu,		numbe	

Flags affected:

Because the ROM buffer is used, the number of execution cycles varies with each program.

Example:

Γ

Under the following conditions,

(ROM buffer) = 75H, S_{reg} : R_2 , D_{reg} : R_6 , R_2 = 4ABDH

 R_6 is 4A75H when

GETBL

is executed.

9.38 GETBS

Operation:



Description: This instruction loads the data contained in the ROM buffer to the low byte of the destination register and the data contained in Bit 7 of the ROM buffer to Bits 8~15 of the destination register.

The destination register is specified in advance using a WITH or TO instruction. When not specified, this register defaults to R_0 .

Note: Refer to the GETB instruction and "Memory Mapping" for information to load data from game pak ROM to the ROM buffer.

Flags affected:

	В	ALT1	ALT2	O/V	S	CY	1	Z	
	0	0	0	-	-	-		-	
		B ALT1 ALT2		: F : F : F	leset leset leset				
Opcode:		(MS	B)					(LSE	3)
GETRS		C	0 0	1 1	1	1	1	1	(3FH)
ű.E.	20	1	1	1 0	1	1	1	1	(EFH)
Machine Cycles: ROM execution time 6~10 cycles BAM execution time 6~9 cycles									
Cache RAM execution time 2~6 cycles									es
Note: Because the ROM buffer is used, the number execution cycles									

varies with each program.

Example: Under the following conditions,

(ROM buffer) = 85H, D_{reg} : R_8

 R_8 becomes FF85H when

GETBS

is executed.

9.39 GETC

I

Operation: (ROM buffer) \rightarrow (COLOR register)

Description: This instruction loads the data contained in the ROM buffer into the color register as color data.

Note: Refer to the GETB instruction and "Memory Mapping" for information to load data from game pak ROM to the ROM buffer. Refer to COLOR and "Bitmap Emulation" for information concerning the color register and how to plot.

	В	ALT1	ALT2	O/V	S	CY	Z			
	0	0	0	-	-	-	-			
		B ALT1 ALT2		: R : R : R	eset eset eset					
Opcode:		(MSB)					(LSB)			
GET	С	1	1 0	1	1 1	1 1	1 (DFH)		
Machine Cyc	les:	ROM	1 execu	ution tir	ne	3	3~10 cycles			
		RAM	l execu	ition tin	ne	3	~9 cycl	es		
		Cach	ne RAN	l execu	ution tir	me 1	~6 cycl	es		
Note:	Be vai	cause t ries wit	he RO h each	M buffe progra	er is use Im.	ed, the	numbe	r of execution cycles		
Example:	Un	der the	follow	ing cor	nditions	,				
		(ROI	M buffe	er) = 4E	BH					
	4B	H is loa	aded to	the co	lor regi	ister wł	nen			
		GET	С							
	is e	execute	ed.							

9.40 HIB

Operation:



Description: This instruction loads the high byte of the source register into the low byte of the destination register. The high byte of the destination register is loaded with 00H.

The source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, these registers default to R_0 .

	В	ALT1	ALT2	O/V	S	CY	Z			
	0	0	0	-	*	-	*]		
		B : Reset ALT1 : Reset ALT2 : Reset S : Set if a negative number is loaded to the byte of the destination register, else rese Z : Set if zero is loaded to low byte of the destination register, else reset.								
Opcode:	((MSB)				1	(LSB)			
HIB		1	1 0	0	0 0	0	0	(C0H)		
Machine Cycl	es:	es: ROM execution time RAM execution time Cache RAM execution time					cycles cycles cycles	5 5 5		

Example: Under the following conditions, S_{reg} : R_{11} , $D_{reg}=R_1$, $R_{11}=8A43H$ R_1 becomes 008AH and the sign flag is set when HIB is executed.
9.41 IBT R_n, #pp

Operation:



Description: This instruction loads one byte of immediate data (hexadecimal) into the low byte of register R_n . Bit 7 of the immediate data is loaded into bits 8 through 15 of R_n .

Flags affected:



the assembler will specify the low byte as the immediate data of the IBT instruction.

IBT	R ₈ ,	#4	$\dots 0004H \rightarrow R_8$
IBT	R ₈ ,	#-128	FF80H \rightarrow R ₈
IBT	R ₈ ,	#0A4H	FFA4H $\rightarrow R_8$

9.42 INC R_n

Operation:	$R_n + 1 \rightarrow R_n$	(n = 0~14)
Description:	This instruction increments the in the operand R _n by one and si same register.	contents of the register specified tores the result back into the

The operand can be $R_0 \sim R_{14}$.

	В	ALT1	ALT2	O/V	S	CY	Z	
	0	0	0	-	*	-	*	
		B ALT1 ALT2 S Z		: R : R : S : S	eset eset eset et if res et on z	sult is n ero res	egative sult, else	e, else reset. e reset.
Opcode:		(MSB)					(LSB)	
INC	R _n	1	0 1	1	n (0	H~EH)) (I	DnH)
Machine Cyc	les:	RON RAN	∕l exec ∕l execi	ution ti ution tir	me me	3	3 cycles 3 cycles	5
		Cac	he RAI	M exec	ution til	me 1	l cycles	3
Example:	W	hen reg	gister F	R ₁₂ is 6	5B1H,	R ₁₂ be	comes	65B2H when
		INC	R ₁₂					
	is	execut	ed.					

9.43 IWT R_n, #xx

Operation: #xx (2-byte hexadecimal immediate data) $\rightarrow R_n$

 $(n = 0 \sim 15, \#xx = 0 \sim 65535)$

Description: This instruction loads two bytes of immediate data, #xx (hexadecimal), to the register specified in the operand, R_n.

Flags affected:

	В	ALT1	ALT2	O/V	S	CY	Z			
	0	0	0	-	-	-	-			
B ALT1 ALT2					eset eset eset					
Opcode:		(MSB))		(LSB)					
ITWI	1	1 1	1	(FnH)						
	x (00H	~FFH)		(Lower Byte)						
				x (00H	~FFH)	-FFH) (Upper Byte				

The two-byte immediate data in the op code is loaded low byte first, followed by the high byte.

Machine Cycles:	ROM execution time	9 cycles
	RAM execution time	9 cycles
	Cache RAM execution time	3 cycles

Example: Register R₀ becomes 4583H when

IWT R₀, #4583H

is executed.

9.44 JMP R_n

Description: This instruction loads the contents of the register specified in the operand R_n to R_{15} (program counter) and initiates a program fetch from the resulting location specified by the program counter.

The next instruction to be executed will already be in the instruction pipeline of the processor. For this reason one byte from the pipeline will be executed before the instruction at the branch destination is executed. (The execution time for this instruction is not included in the machine cycles listed below.)

The operand can be register $R_{8} \sim R_{13}$.

Flags affected:

	В	ALT1	ALT2	O/V	S	CY	Z			
	0	0	0	-	-	-	-			
Opendo:		B ALT1 ALT2		: R : R : R	eset eset eset					
Opcode.		(MSB)					(LSB)			
JMP	' R _n	1	0 0	1	n (8	H~DH))H) (9nH)			
Machine Cyc	les:	ROM	l execu	ition tin	ne	3	3 cycles			
		RAM	execu	tion tin	ne	3	3 cycles			
		Cach	ne RAM	l execı	ution tin	ne 1	cycles			
Example:	Wh ed,	ien reg	ister R-	₁₀ is 05	55H ar	nd the f	ollowing	g program is execut-		
		<u>PC</u>	<u>0</u>	pcode						
	0444H JMP R ₁ 0445H INC R ₁₀									
		•		•						
				•						

the jump destination is 0555H.

9.45 LDB (R_m)

 $(R_m) \rightarrow D_{reg}$ (Low Byte) (m=0~11) **Operation:** 00H \rightarrow D_{reg} (High Byte)

Description: This instruction loads one byte of data located at the game pak RAM address contained in the register specified in the operand R_m and stores this data in the destination register. The upper byte of the destination register is loaded with 00H.

> Use the RAMB instruction to set the RAM bank. (Refer to RAMB.)

The destination register is specified in advance using a WITH or TO instruction. When not specified, this register defaults to R_0 .

Flags affected:

		В	ALT1	AL	.T2	O/V	5	\$	CY	Z	
		0	0		0	-	-		-	-	
			B ALT1 ALT2			: R : R : R	lese lese lese	t t t			
Opcode	•	(MSB)							(LSB)
			0	0	1	1	1	1	0	1	(3
	LDB (R _m)			1	0	0	m (0H~BH) ((4	
Machine	Cycl	les:	ROI RAN	Иe» Лex	kecu Kecu	ition tii tion tir	ne ne		1	1 cyc 3 cyc	:les
			Cac	he l	RAN	1 exec	utior	n tim	ne 6	6 cycl	es
Note:		The The	e GSL e cycle	l wa es re	its v equi	vhile th red for	ne da this	ata are	is loac e inclu	led fr ded i	om n th

given above.

– ,	
Example:	Under the following conditions,

 $D_{reg}=R_7$, $R_1= 3482H$, (70:3482H)= 51H RAMBR:70H

and when the following program is executed,

LDB (R₁)

R₇ becomes 0051H.

9.46 LDW (R_m)

Operation:	$(R_m) \rightarrow D_{reg}$ (Low Byte)	(m=0~11)
	(R _m ±1) → D _{reg} (High Byte)	When the contents of R _m is: even, (R _m +1) odd, (R _m -1) is loaded to the high byte.

Description: The word data located in the game pak RAM address that equals the contents of register R_m are stored in the destination register. The game pak RAM address bank is specified using the RAMB instruction (refer to RAMB).

The destination register is specified in advance using a WITH or TO instruction. When not specified, this register defaults to R_0 .

	В	ALT1	ALT2	O/V	S	CY	Z]				
	0	0	0	-	-	-	-]				
B : Reset ALT1 : Reset ALT2 : Reset												
Opcode:		(MSB)					(LSB)					
LDV	/ (R _m)	0	1 0	0	m (()H~BH) (4	4mH)				
Machine Cyc	les:	ROM	1 execu	ition tin	ne	1	0 cycle	s				
		RAM	l execu	tion tim	ne	1	2 cycle	S				
		Cach	ne RAM	1 execu	ution tin	ne 7	cycles					
Note:	Wh in t ma	nile a lo he WA achine d	ad is p IT state cycles.	erform e. This	ed from execut	n the ga ion tim	ame pa e is inc	k ROM, the GSU is luded in the above				
Example:	Un	der the	follow	ing con	ditions	,						
		D _{reg} :	:R ₅ , R ₃	=6480ł	H, (70:6	6480H)	=C0H,	RAMBR=70H				
and when the following program is executed,												
		LDW	(F	7 ₃)								
	the	registe	er R ₅ b	ecome	s C02E	EH.						

9.47 LEA R_n, xx (Refer to IWT R_n, #xx)

Operation: $R_n \leftarrow xx$ (n=0~15, xx=0~65535)

Description: This instruction loads two bytes of immediate data, #xx (hexadecimal), to the register specified in the operand R_n .

Flags affected:

								-
	В	ALT1	ALT2	O/V	S	CY	Z	
	0	0	0	-	-	-	-	
		B ALT1 ALT2		: R : R : R	eset eset eset			_
Opcode:		(MSB))				(LSB))
LEA B ₂ , xx		1	1 1) ((FnH)			
	- 11,				(Lower Byte)			
				x (00H	~FFH)			(Upper Byte)

The two-byte immediate data in the op code is loaded low byte first, followed by the high byte.

Machine Cycle	s: ROM execution time	9 cycles
	RAM execution time	9 cycles
	Cache RAM execution time	3 cycles
Example:	Register R ₃ becomes 4853H wher	า

LEA R₃, #4853H

is executed.

9.48 LINK #n

Operation:	$R_{15} + #n \rightarrow R_{11}$	(n=1~4)
		R ₁₅ contains address
		following LINK instruction

Description: This instruction adds the operand #n to the value contained in register R_{15} (program counter) and stores the result in register R_{11} . Operand #n can be a number from 1~4. This instruction can be used to specify a return address in register R_{11} when jumping to a subroutine.

Flags affected:

	В	ALT1	ALT2	O/V	S	CY	Z	
	0	0	0	-	-	-	-	
B : Reset ALT1 : Reset ALT2 : Reset								
Opcode:		(MSB)					(LSB)	
LINF	(#n	1	0 0	1	n (1	H~4H)) (9	}nH)
Machine Cycl	les:	ROM	1 execu	ition tin	ne	3	cycles	
		RAM	l execu	ecution time 3 cycles				
		Cach	ne RAN	1 execı	ution tir	ne 1	cycles	
Example:	Un	der the	follow	ng con	ditions	,		
	R ₁	₅ : 4368	H					
	and	d when	the fol	lowing	progra	m is e>	recuted	,
		4368 4369 436C 436B	L IV N IE	INK #4 VT R ₁₅ IOP BT R ₁ ,	, #74F #12H	FH		

register R₁₁ becomes 4369H + 2=436BH

9.49 LJMP R_n

Operation:	$R_n \rightarrow R_{15} (PC)$	(n=8~13)
	$S_{reg} o Program$ Bank Register	(PBR)
Description:	This instruction loads the register the program counter, R ₁₅ and lo register to the program bank reg	er specified as operand, R _n , into bads the lower byte of the source gister. This allows the program to

jump to addresses in different banks.

The next instruction to be executed will already be in the instruction pipeline of the processor. For this reason one byte from the pipeline will be executed before the instruction at the branch destination is executed. (The execution time for this instruction is not included in the machine cycles listed below.)

The operand can be any of registers $R_8 \sim R_{13}$.

Flags affected:

	В	ALT1	ALT2	O/V	S	CY	Z	
	0	0	0	-	-	-	-	
B : Reset ALT1 : Reset ALT2 : Reset								
Opcode:	(MSB)					(LSB)	
		0	0 1	1	1 1	0	1 (3	BDH)
LJM	P R _n	1	0 0	1	n (8	H~DH)	(9	9nH)
Machine Cycles:ROM execution time6 cyclesRAM execution time6 cyclesCache RAM execution time2 cycles								
Example:	Un	der the	e follow	ing co	nditions	,		
		R ₁ :0	001H					
the program jumps from 00:8006H to 01:0002H when the follow- ing program is executed.								
		<u>E</u> () ()	<u>Bank :</u>)0 :)0 :)0 :	<u>Addres</u> 8000H 8003H 8004H	<u>ss Sy</u> IŴ FR LJI	ntax T R ₁₀ , OM R ₁ MP R ₁₀	#0002F	1

:8006H

NOP

00

9.50 LM R_n, (xx)

Operation:	RAM (xx) $\rightarrow R_n$ (low byte)	(n=0~15, xx=0~65535)
	RAM (xx±1) $\rightarrow R_n$ (high byte)	When the value of xx is: even, (xx+1) odd, (xx-1)
		is loaded to the high byte.

Description: This instruction loads the data contained in the game pak RAM address specified in the second operand xx and stores the data in the register specified in the first operand R_n . The RAMB instruction is used to specify the bank of the RAM address.

	В	ALT1	ALT2	O/V	S	CY	Z	
	0	0	0	-	-	-	-	
		B ALT1 ALT2		: R : R : R	eset eset eset			
Opcode:	(N	ISB)				(L	SB)	
	ſ	0 0	1	1 1	1	0 1	(3D	H)
IMB.	(xx)	1 1	1	1	n (0H	~FH)	(Fnl	H)
–			x (00H~F	FH)		(AC	RS Lower Byte)
	[x (00H~F	FH)			ORS Upper Byte)
Machine Cycl	ition tin tion tin 1 execi	ne ne ution tir	2 2 ne 1	0 cycle: 1 cycle: 1 cycle:	s s			
Note:	While a load is performed from the game pak RAM, the GSU in the WAIT state. This execution time is included in the above machine cycles.							
Example:	ample: Under the following conditions,							
(70:BACCH) = 28H, (70:BAC						BACDH	l) = 96ŀ	H, RAMBR=70H
	rei cu	register R_9 becomes 9628H when the following program cuted:						
		LM		R ₉ , (08	BACCH	ł)		

9.51 LMS R_n, (yy)

Operation:	RAM (yy) $\rightarrow R_n$ (low byte) RAM (yy+1) $\rightarrow R_n$ (high byte)	(n=0~15, yy=0~510*)
	*Note: Selectable RAM address	s (yy) must be an even number.
Description:	This instruction uses a short ad instruction. The address is shor bytes in the instruction opcode. the game pak RAM address eq and stores the data in register F RAM address may be an even struction is used to specify the l	dress method to perform the LM tened by reducing the number of The instruction loads data from ual to the immediate number yy R_n . The selectable game pak number of 0~510. The RAMB in- bank of the RAM address.

Flags affected:



[Short address method]

This method is used by LMS, SMS, and other instructions to reduce the number of bytes in the instruction opcode. Only one byte is used. The actual game pak RAM address is twice that of the address code. The relationship between yy in the above syntax and kk in the opcode is:

$yy = kk \times 2$

Machine Cycles:	ROM execution time	17 cycles
	RAM execution time	17 cycles
	Cache RAM execution time	10 cycles

Note: The GSU waits while data is loaded from game pak RAM. The execution time required for this is included in the machine cycles given above.

Example:

Under the following conditions,

(70:1AAH) = 32H, (70:1ABH) = 92H, RAMBR:70H

register $\ensuremath{\mathsf{R}}_3$ becomes 9232H when the following program is executed:

Syntax Opcode

LMS R₃, (1AAH) 3D A3 D5

9.52 LMULT

Operation:



Description: This instruction performs 16 x 16-bit signed multiplication using the source register and register R_6 . The upper 16 bits of the result are stored in the destination register, and the lower 16 bits are stored in R_4 . If Bit 15 of R_6 is set, the carry flag is also set to "1".

The source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, the source and destination registers default to R_0 . If R_4 is specified as the destination register, the result will be invalid.

В	ALT1	ALT2	O/V	S	CY	Z	
0	0	0	-	*	*	*	
	B ALT1 ALT2 S CY Z		: Rese : Rese : Rese : Set if : Set if : Set if else	et et i the re i Bit 15 i the de reset.	esult is r o of R ₆ i estinatio	negativ s "1", r on regi	re, else reset reset if "0" ster result is zero,

Opcode:	(MSB)					(LSB)			
LMULT	0	0	1	1	1	1	0	1	(3DH)
	1	0	0	1	1	1	1	1	(9FH)

Machine Cycles	: ROM execution time RAM execution time Cache RAM execution time	10 or14 cycles 10 or14 cycles 5 or 9 cycles					
Note:	The number of cycles varies deper setting.	nding upon the CFGR register					
Example:	Under the following conditions,						
	S _{reg} : R ₉ , D _{reg} : R ₈ R ₉ = B556H, R ₆ = DAABH						
	the register R_8 becomes 0AE3H and R_4 5C72H when						
	LMULT						
	is executed.						

9.53 LOB

Ľ.

Operation:



Description: This instruction loads the lower byte of the source register to the low byte of the destination register. The high byte of the destination register is loaded with 00H.

The source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, the source and destination registers default to R_0 .

	В	ALT1	ALT2	O/V	S	CY	Z	
	0	0	0	-	*	-	*]
		B ALT1 ALT2 S Z		: Rese : Rese : Rese : Set it nega : Set it else	et et f the lo tive, el f low by reset.	w byte se rese /te of tl	of the s et. ne sour	source register is ce register is zero
Opcode:		(MSB)					(LSB)	
LOB		1	0 0	1	1 1	1	0 (9EH)
Machine Cyc	les:	ROM RAM Cach	l execu l execu	ation tin Ition tim	ne ne ition tir	3 3 70 1	cycles cycles	
		Jaci		- ever			cycles	

Example: Under the following conditions, S_{reg} : R_{10} , D_{reg} : R_{12} , R_{10} = FB23H the register R_{12} becomes 0023H when LOB is executed.

9.54 LOOP

Operation:	$R_{12} - 1 \rightarrow R_{12}$
	If Z Flag=0 then $R_{13} \rightarrow R_{15}$ (PC)

Description: This instruction decrements R_{12} by 1. If the result does not set the zero flag, the contents of R_{13} are loaded into R_{15} and the program is fetched from the resulting location specified by the program counter.

> If the zero flag is set, the program counter is incremented and the next instruction is executed.

The instruction at the address following the LOOP instruction is already loaded into the pipeline. The branch is taken after this instruction is executed.

Flags affected:

	В	ALT1	ALT2	O/V	S	CY	Z]
	0	0	0	-	*	-	*	
		B ALT1 ALT2 S Z		: Reso : Reso : Reso : Set i : Set i	et et et if the re if the re	egister egister	R ₁₂ is r R ₁₂ is z	negative, else reset. zero, else reset.
Opcode:	-	(MSB)					(LSB)	
LOO	Ρ	0	0 1	1	1 1	0	0 (3CH)
Machine Cycl	es:	ROM	l execu	ition tin	ne	3	cycles	
		RAM	execu	tion tin	ne	3	cycles	
		Cach	ne RAM	1 execı	ution tir	ne 1	cycles	
Example:	In t	the follo	wing p	orogran	n,			
		00:801 00:801 00:801 00:801 00:801	4 IN 5 IN 6 L 7 N 8 A	NC R ₇ NC R ₆ OOP IOP DD R ₄				
if R_{13} is 8014H and R_{12} is other than 0001H, the program jumps								

to 00:8014H after the NOP instruction is executed. If R_{12} is 0001H, the jump does not happen and the instruction ADD is executed.

9.55 LSR

Operation:



Description: This instruction shifts all bits in the source register one bit to the right and stores the result in the destination register. Bit 15 becomes "0" and the value of Bit 0 is stored in the carry flag.

The source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, the source and destination registers default to R_0 .



9.56 MERGE



Description: This instruction stores the high byte of R_7 in the high byte of the destination register and the high byte of R_8 in the low byte of the destination register.

The destination register is specified in advance using a WITH or TO instruction. When not specified, the register defaults to R_0 .

	В	ALT1	ALT2	O/V	S	CY	Z	
	0	0	0	*	*	*	*	
		B ALT1 ALT2 O/V S CY Z		Reset Reset Set if "1", a Set if and re Set if B14 c Set if or B1	the res and res the res eset if " the res or B15) the res 3 or B1	ult of (l et if "0" ult of (l 0". ult of (l is "1", l ult of (l 4 or B	B6 or B B7 or B B5 or B reset if B4 or B 15) is "1	7 or B14 or B15) is 15) is "1", 6 or B7 or B13 or "0". 5 or B6 or B7 or B12 ", reset if "0"
Opcode:		(MSB)	1				(LSB)	
MER	IGE	0	1 1	1	0 (0 0	0 (70H)
Machine Cyc	les:	ROM RAM	l execu l execu	ution tir Ition tin	ne ne ution tir	3 3 1 1	cycles cycles	
		Jaci		CAECI			Cycles	

Example:

Under the following conditions:

 D_{reg} ; R_9 , R_7 =05AAH, R_8 =FC33H

 $R_{9}\ \text{becomes 05FCH}$ and the sign, over flow, carry and zero flags are set when

MERGE

is executed.

9.57 MOVE R_n, R_n'

Operation:	$R_n' \rightarrow R_n$	(n, n' = 0~15)

Description: This instruction loads the contents of register R_n ', specified in the second operand, to register R_n , specified in the first operand.

	В	ALT1	AL.	T2	O/V	S	CY	Z]
	0	0	C)	-	-	-	-	
		B ALT1 ALT2			: R : R : R	eset eset eset			
Opcode:	((MSB)						(LSB)	
MOVE F	B. B.'	0	0	1	0	n' (()H~FH)	(2n'H)
	חיייחי	0	0	0	1	n (0H~FH))	(1nH)
Machine Cycles:ROM execution time6 cyclesRAM execution time6 cyclesCache RAM execution time2 cycles							5		
Example:	Example: Under the following conditions,								
R ₁₄ = 4983H, R ₈ = 9264H									
the register R ₈ becomes 4983H when									
		MO	/E F	₹ ₈ , F	₹ ₁₄				
is executed.									

9.58	MOVE R _n , #xx						
	MACRO INSTR	UCTION					
	Operation:	$#xx \rightarrow R_n$	(n = 0~15, #x (if unsig	x=-32768~65535) ned, #xx=0~65535)			
	Conditions:	IF (-128≤xx≤127): then, use an IBT instruct else, use an IWT instruct	(if unsigned, tion (65408 tion.	(0≤xx≤127) or 3≤xx≤65535))			
	Description:	This instruction directly loads hexadecimal immediate data ir register R_n , specified in the first operand. This is a macro inst tion and is stored in memory as "IWT R_n , #xx" or "IBT R_n , #p The assembler automatically recognizes whether this should replaced with an IBT instruction or IWT instruction, dependir upon the value of immediate data.					
		0~127 or struction. Otherwise, to "IBT R _n , #pp" or cted, and opcode.					
	Example:						
		MOVE R ₈ , #070H MOVE R ₈ , #0A4H; MOVE R ₈ , #-128;	;0070H→R ₈ 00A4H→R ₈ FF80→R ₈	(IBT R ₈ , #070H) (IWT R ₈ , #0A4H) (IBT R ₈ , #-128)			

9.59 MOVE R_n, (xx)

MACRO INSTRUCTION

Operation:	$(xx) \rightarrow R_n$	(low byte) 3 (high byte)	(n=0~15, xx=0~FFFFH)				
	Note: Wi loa od R _n	nen the value xx is even aded to the high byte of l d, the contents of (xx-1)	n, the contents of (xx+1) are R _n . When the value of xx is are loaded to the high byte of				
Conditions:	lf (0000H≤x then, us else, us	If (0000H≤xx≤01FFH) and xx is even: then, use an LMS instruction else, use an LM instruction.					
Description:	This instruct pak RAM a the data in instruction dress (refe	ction loads hexadecimal data contained in the game address specified in the second operand and stores register R_n , specified in the first operand The RAMB is used to specify the bank of the game pak RAM ad- r to RAMB).					
	This is a m (xx)" or "LM whether it s instruction, dress spec	acro instruction and is s IS R _n , (yy)." The assem should be replaced with depending upon the va ified.	tored in memory as "LM R _n , bler automatically recognizes an LM instruction or an LMS lue of the game pak RAM ad-				
	When the <u>c</u> 0~1FFH, it replaced w R _n , (yy)" fo	game pak RAM address is replaced with an LMS ith an LM instruction. Re r machine cycles, flags a	is an even number of S instruction. Otherwise, it is efer to "LM R _n , (xx)" or "LMS affected, and opcode.				
Example:	Under the f	ollowing conditions,					
	(70:B/	ACCH) = 28H, (70:BACI	DH) = 96H, RAMBR=70H				
	the register executed:	^r R ₉ becomes 9628H wh	nen the following program is				
MOVE Rg	, (0BACCH)	;(70:BACCH)→R ₉ (Low ;(70:BACDH)→R ₉ (High	v Byte) (LM R ₉ , (0BACCH)) h Byte)				

Also, under the following conditions,

(71:01AAH) = 32H, (71:01ABH) = 92H, RAMBR=71H

the register ${\sf R}_3$ becomes 9232H when the following program is executed:

MOVE	R ₃ , (1AAH)	;(71:01AAH)→R ₃ (Low Byte)	(LMS R ₃ , (01AAH))
		;(71:01ABH)→R ₃ (High Byte)	

9.60 MOVE (xx), R_n

MACRO INSTRUCTION

Operation:	R _n (low R _n (high	byte) \rightarrow (xx) n byte) \rightarrow (xx±1)	(n=0~	15, xx=0~FFFFH)			
	Note:	If the value of xx is (xx+1). If the value of at (xx-1).	even, store the of xx is odd, sto	high byte of R _n at re the high byte of R _n			
Conditions:	lf (0000 the els	If (0000H≤xx≤01FFH) and xx is even: then, use an SMS instruction, else, use an SM instruction.					
Description:	This ins ter R _n s dress s used to "RAMB'	truction stores the construction stores the construction in the secons pecified in the first of specify the bank of the bank o	ecimal data) of regis- le game pak RAM ad- MB instruction is AM address (refer to				
This macro instruction is stored in memory "SMS (yy), R _n ." The assembler automatica er it should be replaced with an SM instruc struction, depending upon the value of the address specified.				as "SM (xx), R _n " or Ily recognizes wheth- tion or an SMS in- game pak RAM			
	When tl 0~1FFF replace "SMS ()	When the game pak RAM address is an even number of $0~1FFH$, it is replaced with an SMS instruction. Otherwise, it is replaced with an SM instruction. Refer to "SM (xx), R _n " and "SMS (yy), R _n " for machine cycles, flags affected, and opcode.					
Example:	Under t	he following conditio	ns,				
	Rg	: BACDH, and RAM	BR=71H				
	when th	e following program	is executed,				
MOVE (9CD	9EH), R ₉	;R ₉ (Low Byte)– ;R ₉ (High Byte)-	→(71:9CDEH) →(71:9CDFH)	(SM (9CDEH), R ₉)			
	the resu	ult is (71:9CDEH)=C	DH, (71:9CDFF	l)=BAH			

Also, under the following conditions,

R₂: 3248H, and RAMBR=70H

when the following program is executed,

MOVE (136H), R₂

;R₂ (Low Byte)→(70:0136H) (SMS (136H), R₂) ;R₂ (High Byte)→(70:0137H)

the result is (70:0136H)=48H, (70:0137H)=32H

9.61 MOVEB R_n, (R_n')

MACRO INSTRUCTION

Operation:	$(R_n) \rightarrow R_n$ (Lov 00H $\rightarrow R_n$ (Hig	w Byte) h Byte)	(n=0~	15, n'=0~11)				
Conditions:	If n=0: then, use on else, use TC	ly LDB instructior) instruction and L	n, _DB ins	truction.				
Description:	This instruction RAM address e the second oper in the first opera loaded with 00H selectable from the game pak F	loads one byte of qual to the conter rand and stores th and. The high byte I. The register ide $R_0 \sim R_{11}$. The RAM RAM bank (refer to	f data lo nts of re nis data e of the ntified i MB insti o "RAM	pocated at the game pak egister R_n ', specified by in the register specified destination register is n the second operand is ruction is used to specify B").				
	This macro inst R _n " + "LDB (R _m whether or not t equal 0, the TO "TO R _n " for mad	ruction is stored ir)." The assemble he TO instruction instruction is ado chine cycles, flags	n memo r autom i is requ led. Re s affecte	ory as "LDB (R _m)" or "TO natically recognizes uired. When n does not fer to "LDB (R _m)" and ed, and opcode.				
Example:	Under the follow	ving conditions,						
	R ₁ =3482H	, (70:3482H)=51H	H, RAM	BR=70H				
	when the follow	ing program is ex	ecuted	9				
	MOVEB R ₇ , (R ₁)	;(R ₁)→R ₇ (Low ;00H→R ₇ (High	Byte) Byte)	(TO R ₇ +LDB (R ₁))				
	register R ₇ beco	omes 0051H.						
	Also, under the	Also, under the following conditions,						
	R ₃ =3581H	R ₃ =3581H, (70:3581H)=9AH, RAMBR=70H						
	when the follow	when the following program is executed,						
	MOVEB R ₀ , (R ₃)	;(R ₃)→R ₀ (Low ;00H→R ₀ (High	Byte) Byte)	(LDB (R ₃))				

register R₀ becomes 009AH.

9.62	MOVEB (R _n ')	, R _n					
	MACRO INSTRUCTION						
	Operation:	$R_n \text{ (low byte)} \rightarrow (R_n') \text{ (n=1~15, n'=0~11)}$					
	Conditions:	If n=0: then, use only STB instruction, else, use FROM instruction and STB instruction.					
	Description:	This instruction stores the contents of the low byte of register R_n specified in the second operand at the game pak RAM address equal to the contents of register R_n ', specified in the first operand. The register identified in the first operand is selectable from $R_0 \sim R_{11}$. The RAMB instruction is used to specify the game pak RAM bank (refer to "RAMB").					
		This macro instruction is stored in memory as "STB (Rm)" or "FROM Rn" + "STB (R_m)." The assembler automatically recognizes whether or not the FROM instruction is required. When n does not equal 0, the FROM instruction is added. Refer to "STB (Rm) and "FROM Rn" for machine cycles, flags affected, and opcode.					
	Example:	Under the following conditions,					
		R ₅ =3843H, R ₁₁ =94F1H, RAMBR=71H					
		when the following program is executed,					
	MOVE	$(R_{11}), R_5 ; R_5 (Low Byte) \rightarrow (R_{11}) (FROM R_5 + STB (R_{11}))$					
		the result is (71:94F1H)=43H.					
	Also, under the following conditions,						
	R ₀ =89E0H, R ₃ =438BH, RAMBR=70H						
		when the following program is executed,					
	MOVE	$(R_3), R_0 ; R_0 \text{ (Low Byte)} \rightarrow (R_3) (STB \ (R_3))$					
		the result is (70:438BH)=43H.					

I

9.63 MOVES R_n, R_n'

Operation:	$R_n' \rightarrow R_n$	(n, n' = 0~15)
Description:	This instruction loads the content second operand, to register R_n , s Flags are set according to the da (Refer to MOVE R_n , R_n '.)	s of register R _n ', specified in the specified in the first operand. ta loaded.

Flags affected:

	В	ALT1	ALT2	O/V	S	CY	Z]		
	0	0	0	*	*	-	*			
B : Reset ALT1 : Reset ALT2 : Reset O/V : Set if Bit 7 is "1", else reset S : Set if Bit 15 is "1", else reset Z : Set when data is zero, else rese										
Opcode: (MSB) (LSB)										
MOVES	, 0	0	1 0	n'	n' (0H~FH)		(2n' H)			
	ר <u>1</u>	0	1 1	n	n (0H~FH)		(BnH)			
Machine Cycles: ROM execution time RAM execution time Cache RAM execution t							cycles cycles cycles	; ; ;		
Example:	Wh	ien R ₇	is 4980	3H and						
		MOV	'ES R ₁	₀ , R ₇						
	is e	execute	d the	reaiste	r B ₄₀ b	ecome	s 4983	H and the ov		

is executed, the register R_{10} becomes 4983H and the overflow flag is set.

9.64 MOVEW R_n, (R_n')

MACRO INSTRUCTION

Operation:	(R _n ') → (R _n '±1)	→ R _n (Low → R _n (Hiệ	3yte) (n=0∼15, n'=0∼11) h Byte)						
	Note:	If the con to the con contents (R _n '-1) in	the contents of R_n ' are even, store the addr the contents of (R_n '+1) in the high byte of F ontents of R_n ' are odd, store the address eq R_n '-1) in the high byte of R_n .						
Conditions:	lf n=0: then else	If n=0: then, use only LDW instruction, else, use TO instruction and LDW instruction.							
Description:	This ins address ond ope operand the RAI	This instruction loads hexadecimal data from the game pak RAM address equal to the contents of register R_n ' specified in the second operand and stores it into register R_n specified by the first operand. The game pak RAM address bank is specified using the RAMB instruction (refer to RAMB).							
	This ma R _n " + "L whethe equal to "TO R _n "	This macro instruction is stored in memory as "LDW (R_m)" or "TC R_n " + "LDW (R_m)." The assembler automatically recognizes whether or not the TO instruction is required. When n is not equal to 0, the TO instruction is added. Refer to "LDW (R_m)" and "TO R_n " for machine cycles, flags affected, and opcode.							
Example:	Under t	Under the following conditions,							
	R ₃ R/	R ₃ =6480H, (71:6480H)=2EH, (71:6481H)=C0H, RAMBR=71H							
	and whe	and when the following program is executed,							
	MOVEW	R ₅ , (R ₃)	yte) h Byte)	(TO R ₅ + LDB (R ₃))					
	register	R ₅ becon	nes C02EH.						
	Also, ur	nder the fo	llowing conditions	,					
	R ₆ RA	R ₆ =0822H, (70:0822H)=43H, (70:0823H)=96H, RAMBR=70H							
	and whe	and when the following program is executed,							
	MOVEW	(LDB (R ₆))							
	register	register R ₀ becomes 9643H.							

9.65 MOVEW (R_n'), R_n

MACRO INSTRUCTION

Operation:	R _n (low R _n (high	byte) → n byte) –	(R _n ') → (R _n ' ±1)	(n=0~15, n'=0~11) 1)					
	Note:	If the co into the contents the add	The contents of R_n ' are even, store the high byte of the address equal to the contents of $(R_n'+1)$. If the itents of R_n ' are odd, store the high byte of R_n into address equal to the contents of $(R_n'-1)$.						
Conditions:	lf n=0: then else	If n=0: then, use only STW instruction, else, use FROM instruction and STW instruction.							
Description:	This instruction stores the contents (hexadecimal data) of register R_n specified in the second operand into the game pak RAM address which is equal to the value of register R_n ' specified in the first operand. The game pak RAM address bank is specified using the RAMB instruction (refer to RAMB). The operand n' can be a register from $R_0 \sim R_{11}$.								
	This macro instruction is stored in memory as "STW (R_m)" or "FROM R_n " + "STW (R_m)." The assembler automatically recognizes whether or not the FROM instruction is required. When n is not equal to 0, the FROM instruction is added. Refer to "STW (R_m) and "FROM R_n " for machine cycles, flags affected, and opcode.								
Example:	Under t	he follow	ing conditions,						
	R ₉ =BFA3H, R ₁₀ =4444H, RAMBR=71H								
	and when the following program is executed,								
MOVE	EW (R	₁₀), R ₉	¦R ₉ (Low Byte)→(F ;R ₉ (High Byte)→(I	R ₁₀) (FROM R ₉ +STW (R ₁₀)) R ₁₀ +1)					
	the result is (71:4444H)=A3H, (71:4445H)=BFH.								

Also, under the following conditions,

R₀=3151H, R₆=92A0H, RAMBR=71H

and when the following program is executed,

the result is (71:92A0H)=51H, (71:92A1H)=31H.

9.66 MULT R_n

Operation: S_{reg} (low byte) * R_n (low byte) $\rightarrow D_{reg}$ (n=0~15)

Description: This instruction performs 8 x 8-bit signed multiplication using the low byte of the source register and the low byte of register R_n . The result is stored in the destination register.

The source and destination registers are specified in advance using a FROM, WITH, or TO instruction. When not specified, the source and destination registers default to R_0 .

The operand can be a register $R_0 \sim R_{15}$.

	В	ALT1	ALT2	O/V	S	CY	Z			
	0	0	0	-	*	-	*]		
B : Reset ALT1 : Reset ALT2 : Reset S : Set when the result is negative, else rese Z : Set on zero result, else reset.										
Opcode:		(MSE	3)				(LSB)			
MULT I	٦ _n	1	0	0 0	n	(0H~F	Ή)	(8nH)		
Machine Cycles: F			1 execu I execu	ition tin tion tim	ne ne	3 3	3 or 5 cycles 3 or 5 cycles			
Cache RAM execution time							1 or 2 cycles			
Note:	The	The number of cycles depends					the CF	GR register.		
Example:	Un	der the	follow	ing con	ditions	,				
S _{reg} : R ₅ , D _{reg} : R ₂ R ₅ = 52CFH, R ₁ = 63CFH										
	the	registe	er R ₂ b	ecome	s 0961	H wher	า			
		MUL	TR ₁							
	is executed.									

9.67 MULT #n

Operation: S_{reg} (low byte) * #n $\rightarrow D_{reg}$ (n=0~15)

Description: This instruction performs 8 x 8-bit signed multiplication using the low byte of the source register and the immediate data specified in the operand #n. The result is stored in the destination register.

The source and destination registers are specified in advance using a FROM, WITH, or TO instruction. When not specified, the source and destination registers default to R_0 .

The operand can be immediate data from 0~15.



9.68 NOP

Operation: $PC \leftarrow PC+1$

Description: This instruction causes the processor to idle for one cycle and increment the program counter by one.

	В	ALT1	ALT2	O/V	S	(CY	Z	
	0	0	0	-	-		-	-	
		B ALT1 ALT2		-	_				
Opcode:		(MSB)						(LSB)
NOP		0	0 0	0	0	0	0	1	(01H)
Machine Cyc	les:	ROM	l execı	3	3 cycles				
		RAM	l execu	3	3 cycles				
		Cache RAM execution time 1 c							s
9.69 NOT

Operation: $\overline{\text{Sreg}} \rightarrow \text{Dreg}$

Description: This instruction calculates the 1's complement of the source register and stores the result in the destination register.

The source and destination registers are specified in advance using a FROM, WITH, or TO instruction. When not specified, the source and destination registers default to R_0 .

	В	ALT1	ALT2	O/V	S	CY	Z	
	0	0	0	-	*	-	*	
	L	B ALT1 ALT2 S Z		: Rese : Rese : Rese : Set v : Set o	et et et when th on zero	ie resu result,	lt is neg else re	jative, else reset. eset.
Opcode:		(MSB)					(LSB)	
NOT		0	1 0	0	1	1	1 (4FH)
Machine Cycl	les:	ROM RAM	l execu l execu	ution tir Ition tin	ne ne	3 3	cycles cycles	
		Cach	ne RAM	l execi	ution tir	ne 1	cycles	
Example:	Un	der the	follow	ing cor	nditions	,		
		S _{reg} :	R ₉ , D _r	_{eg} : R ₁₃	3			
	B R ₉ : [it15 1 0	1 1 () 1 ·	1 1 C	1 1	00	Bit0 1 0 0 (B764H)
	the	execu	tion of					
		NOT						
	res	ults in:						
	Bi R ₁₃ :	t15 0 1 (0 0 1	0 0	0 0 1	00	1 1	Bit0 0 1 1 (489BH)

9.70 OR Rn

Operation:	$S_{reg} OR R_n \rightarrow D_{reg}$	(n=1~15)
------------	--------------------------------------	----------

Description: This instruction performs logical bit-wise OR on corresponding bits of the source register and the register specified in the operand R_n . The result is stored in the destination register.

The source and destination registers are specified in advance using a FROM, WITH, or TO instruction. When not specified, the source and destination registers default to R_0 .

The operand can be a register R_{1} - R_{15} .

Flags affected:

							-
В	ALT1	ALT2	O/V	S	CY	Z	
0	0	0	-	*	-	*	
	B ALT1 ALT2 S Z		: Rese : Rese : Rese : Set v : Set o	et et vhen th on zero	ne resu o result,	lt is neç else re	jative, else reset eset.

Opcode:

	(MSB)				(LSE	3)
OR R _n	1 1	0	0	n (1H	~FH)	(CnH)
Machine Cycles:	ROM exec	utior	n time		3 cycles	
	RAM exec	ution	i time		3 cycles	
	Cache RA	M ex	ecutio	on time	1 cycles	

Example:	Under the following conditions,
	S _{reg} : R ₄ , D _{reg} : R ₅
	Bit15 Bit0
	R ₄ : 0 1 1 0 0 0 1 1 0 1 1 0 1 0 0 0 (6368H)
	Bit15 Bit0
	R ₂ : 0 0 0 1 0 1 1 0 1 0 0 0 1 1 0 0 0 1 1 0 0 (168CH)
	the register R ₅ becomes:
	Bit15 Bit0
	R ₅ : 0 1 1 1 0 1 1 1 1 1 1 0 1 1 0 0 (77ECH)
	when
	OR R ₂

is executed.

9.71 OR #n

Operation: Sreg OR $\#n \rightarrow Dreg$

(n=1~15)

Description: This instruction performs logical bit-wise OR on corresponding bits of the source register and the immediate data specified in the operand #n. The result is stored in the destination register.

The source and destination registers are specified in advance using a FROM, WITH, or TO instruction. When not specified, the source and destination registers default to R_0 .

	В	ALT1	ALT2	2 O/V	5	S CY		Z	
	0	0	0	-	,	۲	-	*	
		B ALT1 ALT2 S Z		: Res : Res : Res : Set : Set	et et et whe on z	n the ero r	e resu result	ılt is n , else	egative, else reset. reset.
Opcode:	(MSB)						(LSB)
		0	0	1	1	1	1	0	(3EH)
OR i	OR #n 1 1 0 0 n (1H~FH) (0						(CnH)		
Machine Cycles: ROM execution time RAM execution time							6	6 cycle 6 cycle	es es
		Cacl	he RA	M exec	cution	n tim	e 2	2 cycle	es
Example:	Bi	Under S _{reg} i it15	the fc : R ₇ , D	ollowing o _{reg} : R ₅) con	ditio	ns,		BitO
	R ₇ : [0 1	0 1	1 1	1 1	1	0 1	0	0 0 1 0 (5FA2H)
the register R ₅ becomes: Bit15 Bit2 Bit2 Bit0								Bit0 0 1 1 1 (5FA7H)	
when									
		OR	#5H						
	is e	xecute	ed.						

9.72 PLOT

Description: This instruction plots the color code specified by the COLOR or GETC instruction to locations X and Y specified by R_1 and R_2 . After plotting, R_1 will be incremented.

chine cycles varies depending upon the program.

Flags affected:

	В	ALT1	ALT2	O/V	S	C	1	Z	
	0	0	0	-	-	-		-	
	B : Reset ALT1 : Reset ALT2 : Reset								
Opcode:		(MSB)						(LSB	3)
PLO	т	0	1 0	0	1	1	0	0	(4CH)
Machine Cycl	es:	ROM	l execu	ition tir	ne		3	~48 c	ycles
		RAM	l execu	tion tin	ne		3	~51 c	ycles
		Cach	ne RAM	l execu	ution ti	me	1	~48 c	ycles
Note:	Be	cause t	his inst	tructior	n uses	the F	RA	M buf	fer, the number of ma-

2-9-100

9.73 RAMB

Operation: $S_{reg} \rightarrow RAMBR$

Description: This instruction moves the low byte of the source register into the game pak RAM bank register in order to specify the game pak RAM bank when transferring data between game pak RAM and multi-purpose registers. Note that the SCBR is used with the RAMBR to specify the bank for plotting. The game pak RAM bank register can only be changed with the RAMB instruction. The initial value of this register is invalid.

The source register is specified in advance using a FROM or WITH instruction. When not specified, the register defaults to R_0 .

	В	ALT1	AL	T2	O/V	S	\$	CY	Z	:]
	0	0	0)	-	-		-	-	
		B ALT1 ALT2		: Reset : Reset : Reset						
Opcode:		(MSB))						(LSI	B)
RAM	в	0	0	1	1	1	1	1	0	(3EH)
		1	1	0	1	1	1	1	1	(DFH)
Machine Cycl	es:	ROI RAN Cac	И ex И ex he F	ecut ecut RAM	ion tii ion tir exec	me ne utior	n tim	6 6 e 2	i cycl i cycl cycl	les les les
Example:	Un	der th	ə foll	owir	ng cor	nditic	ons,			
		S _{reg}	: R ₃	, R ₃ =	= 017	он				
the RAM bank register becomes 70H when									en	
		RAN	ИB							
is executed.										

9.74 ROL

Operation:



Description: This instruction shifts all bits in the source register one bit to the left. Bit 15 is shifted to the carry flag and the carry flag is shifted to Bit 0. The result is stored in the destination register.

The source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, the source and destination registers default to R_0 .

	В	ALT1	ALT2	O/V	S	CY	Z					
	0	0	0	-	*	*	*					
		B ALT1 ALT2 S CY Z		: Rese : Rese : Rese : Set if : Set if else : Set o	Reset Reset Set if result is negative, else rese Set if Bit 15 in source register is else reset. Set on zero result, else reset.							
Opcode:		(MSB)					(LSB)					
ROL		0	0 0	0	0 1	0	0 (04H)				
Achine Cycles: ROM execution time 3 c RAM execution time 3 c												
		Cau		I GAGUL			Cycles					

Example:

ł

: Under the following conditions,



executing ROL results in:



9.75 ROMB

Operation: $S_{req} \rightarrow ROMBR$

Description: This instruction moves the low byte of the source register into the game pak ROM bank register in order to specify the game pak ROM bank when loading data from game pak ROM. The game pak ROM bank register can only be changed with the ROMB instruction, but the contents can not be read. The initial value of this register is invalid.

The source register is specified in advance using a FROM or WITH instruction. When not specified, the source register defaults to R_0 .

	В	ALT1	AL	.T2	O/V	5	3	CY	Z	:
	0	0	()	-	-		-	-	
B : Reset ALT1 : Reset ALT2 : Reset										
Opcode: (MSB) (LSB)										B)
ROM	В	0	0	1	1	1	1	1	1	(3FH)
		1	1	0	1	1	1	1	1	(DFH)
Machine Cyc	les:	ROI RAI Cac	M ex M ex :he F	ecut ecut RAM	tion ti tion tii exec	me me utior	n tim	6 6 1e 2	cycl cycl cycl	les les les
Example:	Un	der th	e fol	lowiı	ng co	nditio	ons,			
		S _{reg}	;: R ₅	, R ₅ :	= 004	6H				
the ROMBR becomes 46H when										
		RO	MB							
is executed.										

9.76 ROR

Operation:



Description: This instruction shifts all bits in the source register one bit to the right. Bit 0 is shifted to the carry flag and the carry flag is shifted to Bit 15. The result is stored in the destination register.

The source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, the source and destination registers default to R_0 .

В	ALT1	ALT2	O/V	S	CY	Z	
0	0	0	-	*	*	*	
	t is neg in sourc o result	ative, e ce regis , else re	lse reset ter is "1" eset.				
	(MSB)					(LSB)	
ł	1	0 0	1	0	1 1	1 (97H)
Machine Cycles:ROM execution time3 cycleRAM execution time3 cycleCache RAM execution time1 cycle							
	B 0	B ALT1 0 0 B ALT1 ALT2 S CY Z (MSB) 1 les: ROM RAM Cach	B ALT1 ALT2 0 0 0 B ALT1 ALT2 ALT1 ALT2 S CY Z (MSB) I 0 0 I 0 0 I 0 0 ALT1 ALT2 ALT2 S CY Z (MSB) I 0 I 0 0 Ies: ROM execu RAM execu Cache RAM	B ALT1 ALT2 O/V 0 0 0 - B : Rese ALT1 : Rese ALT2 : Rese ALT2 : Rese S : Set i CY : Set i else Z (MSB) 1 I 0 0 I 0 0 Cache RAM execution tim	B ALT1 ALT2 O/V S 0 0 0 - * B : Reset ALT1 : Reset ALT2 : Reset S : Set if resul CY : Set if Bit 0 else reset. Z Z : Set on zero (MSB) I 0 0 1 0 I 0 0 1 0	B ALT1 ALT2 O/V S CY 0 0 0 - * * B : Reset ALT1 : Reset ALT2 : Reset ALT2 : Reset ALT2 : Reset S : Set if result is neg. CY : Set if Bit 0 in source else reset. : Set on zero result (MSB) 1 0 1 1 1 Ites: ROM execution time 3 3 RAM execution time 3 Cache RAM execution time 1 1 1 1 1	B ALT1 ALT2 O/V S CY Z 0 0 0 - * * * B : Reset * * * * ALT1 : Reset * * * ALT2 : Reset * * * ALT2 : Reset * * * ALT2 : Set if result is negative, e * * CY : Set if Bit 0 in source regis else reset. * Z : Set on zero result, else reset. * * MSB (LSB) * * * I 0 0 1 0 1 1 Ies: ROM execution time 3 cycles 3 cycles RAM execution time 3 cycles * 3 cycles Cache RAM execution time 1 cycles * *

Example: Under the following conditions, Sreg: R₁₀, Dreg: R₁₂ bit15 CY bit0 R₁₀: 0 0 0 1 1 1 1 1 (1D4BH) 1 0 1 0 1 0 0 1 0 executing ROR results in: bit0 CY bit15 R₁₂10001 1 0 1 (8EA5H) 1 0 0 0 1 1 1 0 1

9.77 RPIX

Operation: PIXEL COLOR from game pak RAM \rightarrow D_{reg}

Description: This instruction loads the color data stored in game pak RAM and stores it in the destination register. Because data in game pak RAM is in the PPU format, it is first read to the color matrix and subsequently stored in the destination register. The data is then read from game pak RAM to the color matrix.

	В	ALT1	AL	T2	O/V	S	;	CY	Z	<u> </u>	
	0	0	0)	-	*		-	*		
		B ALT1 ALT2 S Z			: Reso : Reso : Reso : Set : Set	et et et whei on ze	e resu result	ılt is ı , else	negative, else reset e reset.		
Opcode:		(MSB) (LSB)									
F	RPIX	0	0 1 1 1 1 0 1 (3DH)						(3DH)		
		0	0 1 0 0 1 1						0	(4CH)	
Machine Cyc	lachine Cycles: ROM execution time 24~80 cycles RAM execution time 24~78 cycles Cache RAM execution time 20~74 cycles									0 cycles 8 cycles 4 cycles	
										-	

9.78 SBC R_n

Operation: $S_{reg} - R_n - \overline{CY Flag} \rightarrow D_{reg}$ (n=0~15)

Description: This instruction subtracts the contents of the register specified in the operand and the carry flag from the source register and stores the result in the destination register.

Source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, the source and destination registers default to R_0 .

	В	ALT1	ALT2	O/V	S	CY	Z		
	0	0	0	*	*	*	*		
		B		: Rese	et				
		ALT1							
		ALIZ O/V		lse reset					
		S		: Set v	when th	ne resu	It is ne	gative, else reset.	
		CY		: Set o	on unsig	gned o	verflow	, else reset	
		Z		: Set o	on zero	result,	else re	eset	
Opcode:	((MSB)					(LSB)		
		0	0 1	1	1 1	0	1 (3DH)	
SCB	R _n	0	1 1	0	n (0	H~FH)	(6nH)	
Machine Cycl	es:	ROM	l execu	ution time 6 cycles					
		RAM	l execu	ution time 6 cycles					
		Cach	ne RAM	l execu	ution tir	ne 2	cycles	;	
Example:	Un	der the	follow	ing con	ditions	:			
		S _{reg} :	R ₄ , D _r	_{eg} : R ₆ ,	R ₄ =56	82H, F	85=360	9H, CY Flag=1	
	reg	jister R	₆ beco	mes 20)79H ai	nd the	carry fl	ag is reset when	
		SBC	R_5						
	is e	execute	ed.						

9.79 SBK

Operation: $S_{reg} \rightarrow$ (Last game pak RAM address used)

Description: The game pak RAM address accessed when data is transferred between game pak RAM and a multi-purpose register, for example the LD and ST instructions, is buffered internally. When data is to be stored to the last accessed game pak RAM address, this buffer is used so that the address does not have to be specified again in the op code. This is called "bulk processing".

> This instruction uses bulk processing to store the word data contained in the source register to RAM.

The source register is specified in advance using a WITH or FROM instruction. When not specified, the register defaults to R_0 .

Flags affected:

	В	ALT1	ALT2	O/V	S	CY	Z					
	0	0	0	-	-	-	-					
B : Reset ALT1 : Reset ALT2 : Reset												
Opcode:		(MSB)					(LSB)					
SBK 1 0 0 1 0 0 0 (90H)												
Machine Cycles: ROM execution time 3~8 cycles												
		RAM	execu	tion tim	ne	e 7~11 cycles						
		Cach	ne RAM	l execu	ution tin	ne 1	~6 cycl	es				
Example:	Un	der the	followi	ng con	ditions	,						
		(70:3	230H):	=51H, ((70:323	81H)=4	9H, RA	MBR=70H				
executing,												

will result in R₁=4952H, (70:3230H)=52H, and (70:3231H)=49H.

9.80 SEX

Operation:



Description: This instruction performs signed expansion of the low byte of the source register, converts it to word data and stores it in the destination register.

This means that Bit 7 of the source register is stored in Bits 8 ~ 15 of the destination register. The low byte is loaded directly from the source register to the destination register.

The source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, the source and destination registers default to R_0 .

							-			
	В	ALT1	ALT2	O/V	S	CY	Z			
	0	0	0	-	*	-	*			
		B ALT1 ALT2 S Z		: R : R : S : S	eset eset eset et if the et on z	e result ero res	is ne ult, el	gative, else reset. se reset.		
Opcode:		(MSB)					(LSB)			
	SEX	1	0 0	1	0 1	0	1	(95H)		
Machine Cyc	les:	ROM RAM Cach	l execu execu ne RAN	ition tin tion tin 1 execu	ne ne ution tir	3 3 ne 1	cycle cycle cycle	95 95 95		

Example: Under the foll

Under the following conditions,

S_{reg}: R₅, D_{reg}:R₁, R₅= 9284H

the register R_1 becomes FF84H when

SEX

is executed.

9.81 SM (xx), R_n

Operation:	R_n (low byte) \rightarrow (xx)	(n=0~15, xx=0~65535)					
	R _n (high byte) → (xx+1)	When the contents of R _n are even, the high byte is stored at address (R _n +1); When the contents of R _n are odd, the high byte is stored at address (R _n -1).					
Description:	This instruction stores the co the second operand, to the g	ntents of register R _n , specified in ame pak RAM address which					

the second operand, to the game pak RAM address which equals the value of (xx), the first operand. The RAM bank must be specified with the RAMB instruction. (Refer to RAMB.)

	r	· · · · ·	T			1	r		1			
	В	ALT1	AL.	T2	O/V	S	\$	CY	Z			
	0	0	0)	-	-		-	-			
		: F : F : F	leset leset leset									
Opcode:	((MSB)			(LSB)							
		0	0	1	1	1	1	1	0	(3E	EH)	
SM (x	1	1	1	1	n) (Oł	H~FH))	(Fr	ηH)		
,		- •	х	(00H		(A	(ADRS Lower Byte)					
				х	(00H	~FFł	H)			(A	DRS Upper Byte)	
										-		
Machine Cyc	les:	ROI	ROM execution time									
		RAN	/l exe	ecu	tion time 16~2) cy	cles	
		Cac	he R	AN	l exec	ution	n tim	ne 4	~9 c	ycle	S	
Note:	Be cle	cause s varie	this es de	inst eper	truction Inding	n us upon	es tl n the	he RA e prog	M bu ram.	uffer	, the number of cy-	
Example:	Un	der the	e foll	owi	ng coi	nditic	ons,					
		R ₄ =	438	СН	and F	RAMI	BR=	-70H				
	the	e follov	ving	pro	gram	exec	outic	on,				
SM (0B492H), R ₄												
will result in (70:B492H) =8CH, (70:B493H) = 43H.												

9.82 SMS (yy), R_n

Operation:	R _n (low byte) → (yy) R _n (high byte) → (yy+1)	(n=0~15, yy=0~510*)							
	*Note: Selectable RAM address (yy) must be an even number.								
Description:	Similar to SM, this instruction I specified in the second operan RAM address equal to the valu yy. The selectable address is a is specified with the RAMB ins short address method to reduc	loads word data from register R_n , nd, and stores it in the game pak ue specified in the first operand, an even number 0~510. The bank struction. This instruction uses the ce the number of bytes in the in-							

Flags affected:



[Short address method]

This method is used by LMS, SMS and other instructions to reduce the number of bytes in the instruction code. One byte is used for the address. The selectable address may be an even number 0~510. The relationship between yy in the syntax and kk in the opcode is:

$$yy = kk \times 2$$

struction code.

Machine Cycles:	ROM execution time	9~14 cycles		
	RAM execution time	13~17 cycles		
	Cache RAM execution time	3~8 cycles		

Note: Because this instruction uses the RAM buffer, the number of machine cycles varies depending upon the program. Example: Under the following conditions,

Register R₁₁= ABCDH, RAMBR=71H

the following program is execution,

Syntax

Syntax		Opcode
SMS	(194H), R ₁₁	3E AB CA

will result in (71:0194H) = CDH, (71:0195H) = ABH. The relation-ship between syntax and opcode is as shown above.

9.83 STB (R_m)

Operation: S_{req} (low byte) \rightarrow (R_m) (m=0~11)

Description: This instruction stores the low byte of the source register in the game pak RAM address equal to the value in the register specified in the operand. The operand can be a register $R_0 \sim R_{11}$. The game pak RAM bank must be specified with the RAMB instruction.

The source register is specified in advance using a WITH or FROM instruction. When not specified, the register defaults to R_0 .

	В	ALT1	AL	T2	O/V	5	6	CY	Z	7	
	0	0		0	-		-	-	-		
B : Reset ALT1 : Reset ALT2 : Reset											
Opcode:	(MSB)							(LSI	3)	
075		0	0	1	1	1	1	0	1	(3	3DH)
STB	(R _m)	0	0	1	1	n	n (0	(0H~BH)			3mH)
Machine Cycles: ROM execution time 6~9 cycles											
		RAN	Лex	ecut	ion tir	ne		8	8~14	сус	les
		Cac	he F	RAM	exec	utior	n tin	ne 2	?~5 c	cycl	es
Note:	Bec chi	cause ne cyc	this les	insti varie	ructio es dep	n us bend	es ti ling	he RA upon	M bi the p	uffe prog	r, the number of ma- Jram.
Example:	Un	der the	ə fol	lowir	ng co	nditio	ons,	I			
		S _{reg}	:R ₅ ,	R ₅ =	216C	CH, F	R ₈ =9	9A34⊢	I, RA	ME	R=70H
	and	l wher	n the	e foll	owing	j pro	grai	n is e	xecu	ted	9
		STB		(P	l ₈)						
the result is (70:9A34H)=6CH.											

9.84 STOP

Operation: $0 \rightarrow \text{Go flag}$

Description: This instruction resets the GSU GO flag and stops the processor. When this instruction is executed and the GSU stops, the Super NES IRQ signal is initiated.

								_
	В	ALT1	ALT2	O/V	S	CY	Z]
	0	0	0	-	-	-	-]
		B ALT1 ALT2				-		
Opcode:		(MSB)					(LSB)	
STO	0	0 0 0 0 0 0 0 0 0						
Machine Cycl	es:	ROM	1 execu	3	3 cycles			
		RAM	tion tin	ne	3	3 cycles		
	ne 1	1 cycles						

9.85 STW (R_m)

Operation:	S_{reg} (low byte) \rightarrow (R_m)	(m=0~11)					
	S _{reg} (high byte) → (R _m +1)	When the contents of R _m are even, the high byte is stored at address (R _m +1); When the contents of R _m are odd, the high byte is stored at address (R _m -1).					
Description:	This instruction stores the cont game pak RAM address speci bank must be specified with th can be a register from $R_0 \sim R_{11}$	ents of the source register into the fied in the operand, R _m . The RAM e RAMB instruction. The operand					

The source register is specified in advance using WITH or FROM. When not specified, the register defaults to R_0 .

	В	ALT1	ALT2	O/V	S	CY	Z			
	0	0	0	-	-	-	-			
B : Reset ALT1 : Reset ALT2 : Reset										
Opcode:		(MSB)					(LSB)			
STW (R _m) 0 0 1 1 m (0H~BH) (3mH)										
Machine Cycles: ROM execution time 3~8 cycles										
		RAM	l execu	tion tin	ne	7	7~11 cycles			
		Cach	ne RAM	1 execu	ution tir	ne 1	~6 cycl	es		
Note:	Be cle	cause 1 s varie:	his ins s depe	tructior nding L	n uses t ipon th	the RA e progi	M buffe ram.	r, the number of cy-		
Example:	Un	der the	follow	ing con	ditions	,				
		S _{reg} :	R ₁₀ , R	₁₀ =932	6H, R ₂	:5872H	I, RAMI	BR=70H		
	and	d when	the fol	lowing	progra	m is ex	ecuted	1		
	STW (R ₂)									
the result is (70:5872H)=26H, (70:5873H)=93H.										

9.86 SUB R_n

Operation:

ion: $S_{reg} - R_n \rightarrow D_{reg}$

(n=0~15)

Description: This instruction subtracts the contents of the register specified in the operand from the source register and stores the result in the destination register.

Source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, the source and destination registers default to R_0 .

The operand can be any of registers $R_0 \sim R_{15}$.

	В	ALT1	ALT2	O/V	S	CY	Z]
	0	0	0	*	*	*	*	
		B ALT1 ALT2 O/V S CY Z		: Rese : Rese : Rese : Set o : Set i : Set o (Set : Set i	et et on sign f the re on unsi on add f result	ed ove sult is gned c er ove is zero	erflow, e negativ overflow rflow.) o.	else reset. /e, else reset /, else reset
Opcode:		(MSB	3)				(LSB)
SUB F	R _n	0	1	1 0	n	(0H~FI	H)	(6nH)
Machine Cycl	es:	ROM	l execu	ition tin	ne	3	cycles	
		RAM	l execu	tion tim	ne	3	cycles	
		Cach	ne RAM	l execu	ution tir	ne 1	cycles	
Example:	Un	der the	followi	ing con	ditions	:		
		S _{reg} :	R ₅ , D _r	_{eg} : R ₄ ,	R ₅ =73	5AH, F	R ₈ =426	BH
the register R_4			er R ₄ b	ecome	s 30EF	H whe	n	
		SUB	R ₈					
	is e	execute	ed.					

9.87 SUB #n

Operation: $S_{reg} - \#n \rightarrow D_{reg}$ (n=0~15)

Description: This instruction subtracts the immediate data specified in the operand from the contents of the source register and stores the result in the destination register.

The source and destination registers are specified in advance using a WITH, FROM, or TO instruction. When not specified, the source and destination registers default to R_0 .

The operand can be immediate data from 0-15.



9.88 SWAP

Description: This instruction swaps the low byte and high byte of the source register and stores the result in the destination register.

The source and destination registers are specified in advance using a FROM, WITH, or TO instruction. When not specified, the source and destination registers default to R_0 .

	В	ALT1	ALT2	O/V	S	CY	Z		
	0	0	0	-	*	-	*		
		B ALT1 ALT2 S Z		: Rese : Rese : Rese : Set v : Set o	et et vhen th on zero	ne resu result,	lt is neg else re	jative, else rese eset.	ət
Opcode:		(MSB)					(LSB)		
SWA	νP	0	1 0	0	1	0	1 (4DH)	
Machine Cycl	es:	ROM	1 execu	ition tir	ne	3	cycles		
		RAM	l execu	tion tin	ne	3	cycles		
		Cach	ne RAM	l execu	ution tir	ne 1	cycles		
Example:	Un	der the	follow	ing cor	ditions	:			
		S _{reg} :	R ₃ , D _r	_{eg} : R ₁₃	, R ₃ =4	8D0H			
the register R ₁₃ becomes D048H when									
		SWA	νP						
	is (execute	ed.						

9.89 TO R_n

REGISTER PREFIX INSTRUCTION

Description: This instruction specifies register R_n as the destination register. The destination register can be any of registers $R_0 \sim R_{15}$.

If the B flag has been set (i.e., if a WITH instruction was executed immediately prior to this instruction) the contents of the source register are loaded to R_n (refer to MOVE R_n , R_n).

Flags affected:

В	ALT1	ALT2	O/V	S	CY	Z
-	-	-	-	-	-	-
No flags offected						

No flags affected

Opcode:	(MSB)	(LSB)
TO R _n	0 0 0 1 n	(0H~FH) (1nH)
Machine Cycles:	ROM execution time	3 cycles
	RAM execution time	3 cycles
	Cache RAM execution tin	ne 1 cycles
Example:	Under the following conditions	:

R₆= 7106H, R₃=0028H

the register R_4 becomes 712EH when the following program is executed.

FROM	R_6
ТО	R_4
ADD	R ₃

9.90 UMULT R_n

Operation: S_{reg} (low byte) * R_n (low byte) $\rightarrow D_{reg}$

Description: This instruction performs 8 x 8-bit unsigned multiplication using the low byte of the source register and the low byte of register R_n , specified in the operand. The result is stored in the destination register.

The source and destination registers are specified in advance using a FROM, WITH, or TO instruction. When not specified, the source and destination registers default to R_0 .



SNES DEVELOPMENT MANUAL

4471

Chapter 1 Introduction to DSP1

Digital Signal Processor (DSP1) is a 16-bit fixed point digital signal processor designed as a coprocessor for the Super Nintendo Entertainment System (Super NES). It provides the Super NES programmer with advanced, high speed, pseudo three-dimensional programming capabilities. These functions are possible through the use of a command set held by the DSP1's internal ROM.

1.1 SUPER NES CPU SUPPORT

DSP1 supports processing of the Super NES CPU through parallel operation. The increased processing speed and advanced processing capability greatly improves the realism of Super NES games.

1.2 PSEUDO 3-DIMENSIONAL GRAPHICS

Because numerous commands for 3-dimensional graphics are incorporated, DSP1 is especially useful for 3-dimensional games, such as those involving flight simulation.

1.3 COMPLEX MATH PROCESSING

General purpose commands for complex math calculation are also included within the DSP1 ROM. Calculations can be executed much faster than with the Super NES CPU. Therefore, DSP1 is useful in games which require high speed multiplication, division, and calculation of trigonometric functions.

1.4 SYSTEM BLOCK DIAGRAM

The system block diagram, on the following page, illustrates the means by which the DSP1 is connected to the Super NES.

SUPER NES B Bus APU Super NES V-RAM Super NES CPU 1 MBIT Super NES Work RAM PPU CPU Memory A Bus GPK Connector - 62 Pin DSP CARTRIDGE Battery Memory DSP1

> The DSP1 and Super NES CPU are connected by Bus A. The Super NES CPU executes the LOAD/STORE commands for DSP Data I/O.

Figure 3-1-1

System Block Diagram (DSP1)

4

1.5 DSP1 OPERATION

1.5.1 COMMAND EXECUTION

The DSP1 receives commands from the Super NES CPU and returns the results of its computations.



Figure 3-1-2 Super NES CPU and DSP1 Communications

Command execution between the Super NES and DSP1 is demonstrated below.



Figure 3-1-3 DSP1 Command Execution



Note 1: Use 8000H/C000H as the read/write port for DSP1. Note 2: The maximum ROM capacity is 8 MBits in Mode 20.



Note 1: Use 6000H/7000H as the read/write port for DSP1 operations.

3-1-5

Chapter 2 Command Summary

ТҮРЕ		FUNCTION	CODE	CLOCK CYCLES	PROCESSING TIME (µsec)
General	Multiply	16-bit multiplication (decimal, interger)	00H	26	3.4
Culculation	Inverse	Inverse calculation (floating point)	10H	98	12.9
	Triangle	Trigonometric calculation (sin, cos)	04H	59	7.8
Vector Calculation	Radius	Vector size calculation	08H	34	4.5
	Range	Vector size comparison	18H	38	5.0
	Distance	Vector absolute value calculation	28H	156	20.5
Coordinate Calculation	Rotate	2-D coordinate rotation	0CH	65	8.6
	Polar	3-D coordinate rotation	1CH	147	19.3
Projection Calculation	Parameter	Projection parameter setting	02H	892	117.4
	Raster	Raster data calculation	0AH 1AH	224+209(n-1) 224+208(n-1)	29.5+27.5(n-1) 29.5+27.4(n-1)
	Project	Object projection calculation	06H	627	82.5
	Target	Coordinate calculation of a selected point on the screen	0EH	228	30.0
Attitude Control	Attitude	Set attitude	01H 11H 21H	164 164 164	21.6 21.6 21.6
	Objective	Convert from global to object coordinates	0DH 1DH 2DH	45 45 45	5.9 5.9 5.9
	Subjective	Convert from object to global coordinates	03H 13H 23H	44 44 44	5.8 5.8 5.8
	Scalar	Calculation of inner product with the forward attitude and a vector	0BH 1BH 2BH	36 36 36	4.7 4.7 4.7
New Angle	Gyrate	3-D angle rotation	14H	444	58.4

Table 3-2-1DSP1 Command Summary

- Note 1. The "n" in the processing speed and clock cycle columns indicates the number of times a process is repeated.
 - Raster data calculation: The number of rasters calculated.
 - Data ROM read: Number of words in the ROM read.
- Note 2. For commands with multiple codes, refer to the description of each command.

Chapter 3 Parameter Data Type

The conventions used in the table below are employed throughout this manual when referring to parameters.

PARA- METER	DESCRIPTION	# BITS	DATA RANGE	UNIT
Α	Angle	8	-π~+π (-180°~+180°)	2π/2 ¹⁶
Т	Fixed Point Decimal	16	-1.0 ~ +0.999969•••	2 ⁻¹⁵
18	Integer with decimal part (fixed point)	16	-128.0 ~ +127.996093 ··	2 ⁻⁸
1	Integer	16	-32768 ~ +32767	1
21	Double integer	17	-65536 ~ +65534	2
CI	Cyclic integer	16	► -32768~+32767	1
U	Integer without a sign	16	0 ~ 65535	1
D	Double precision integer	32	-2147483648 ~ +2147483647	1
L	Low digit of double precision integer	16		
Н	High digit of double precision integer	16		
D2	Double precision half integer	32	-1073741824 ~ +1073741823	2-1
L2	Low digit of double precision half integer	16		
H2	High digit of double precision half integer	16		
М	Floating point coefficient	16	-1.0 ~ +0.999969•••	1
С	Floating point exponent	16	-32768 ~ +32767	1

Table 3-3-1Parameter Data Type

- Note 2. Though the resolution of the double precision semi-integer (D2) is 2⁻¹, it is actually handled as an integer because the lowest bit is always used as 0.
- Note 3. The exponent of a floating point number (C) can be stored in the range of 8002H to 7FFFH (-32766 to 32767).

Note 1. The data transfer between the Super NES CPU and DSP1 is carried out in 16 bits regardless of the number of bits in each parameter selection shown in the above table.

Chapter 4 Use of DSP1

4.1 DSP1 DR REGISTER

DSP1 processes Super NES CPU commands and parameters using an internal DR register that is mapped in the Super NES CPU "A" bus.

Commands and parameters are sent from the Super NES CPU to DSP1. Specifically, data is written to the memory-mapped DR register using the STORE command. The Super NES CPU and DSP1 do not perform handshaking operations. The Super NES CPU waits while DSP1 processes data, before sending the next data.



Figure 3-4-1 Super NES/DSP1 Memory Mapping (Mode 21)

DSP1 decodes commands, processes them according to the assigned parameters, and writes the results to the DR register. The Super NES CPU waits, while DSP1 processes the data, then reads the DR register using the LOAD command to obtain the results.

The DR register has 2 input/output modes, 8 bit and 16 bit. The DSP1 receives each command in the 8 bit mode. Once the command is received, the DR register is changed to the 16 bit mode. All input/output data is transferred in the 16 bit mode. The DR register mode is controlled by the DSP1 Status register.
4.2 DSP1 STATUS REGISTER

The status register is a 16-bit register which holds the status bits needed by the DSP1 to transfer data to and from external devices. The upper 8 bits can be read from an external device through pins D0 through D7 of DSP1. Only bit 15 is used by the Super NES. This bit is referred to as "RQM"



Figure 3-4-2 DSP1 Status Register Configuration

4.3 RQM

This bit indicates that the DSP1 is requesting data read from the Super NES CPU. The bit is "0" when the DSP1 is busy and "1" when it is ready to read or write.

4.4 DMA TRANSFER

Although DSP1 is capable of DMA data transfer, it is not supported by the Super NES system due to current hardware configuration.

4.5 **OPERATION SUMMARY**

The following figure shows the relationship and basic operations of the Super NES CPU and DSP1.





3-4-4

USE OF DSP1

Chapter 5 Description of DSP1 Commands

5.1 GENERAL CALCULATION

5.1.1 16-BIT MULTIPLICATION (DECIMAL, INTEGER)

Name:	Multiply			
Code:	00H ^{*3}			
Parameters:	Input	k[T/I] I[T/I]	Multiplicand Multiplier	
	Output	M[T/H2]	Product (rounded fra bits)	action ≤ 15
Function:	This command I. The command I. The common the common set of the co	and determin command ca wherein the on half intege	nes the product, M, c in also determine the result of the calculat er (H2).	of decimal K product of tion is a dou-
Equation 5-1:				
	$k \times I = M$			
Number of Proc	ess Cycles:	Input	 Command Input k input I input 	6 12 4
		Output	1. M output	4
*Notes: 1. Para	ameters are	input/output	via the DR register.	
2. Para num be s	ameters are ber of cycles elected or th	input/output s is the peric ne results of	in the order shown a od until the next para the calculation can b	above. The meter can be read.

- 3. 00H is a hexadecimal code.
- Example: This is a general command used in all types of calculations.

5.1.2 INVERSE CALCULATION (FLOATING POINT)

Name:	Inverse		
Code:	10H		
Parameters:	Input:	a[M] b[C]	Coefficient Exponent (8002-7FFFH)
	Output:	A[M] B[C]	Coefficient Exponent (8002-7FFFH)
Function:	This comr	mand detei	mines the inverse of a floating point

Equation 5-2:

8

$$\frac{1}{\mathbf{a} \times 2^{\mathbf{b}}} = \mathbf{A} \times 2^{\mathbf{B}}$$

decimal number.

Number of Process Cycles:	Input	1. Command Input	6
		2. a input	13
		3. b input	73
	Output	1. A output	2
		2. B output	4

- *Notes: 1. Parameters are input/output via the DR register.
 - 2. Parameters are input/output in the order shown above. The number of cycles is the period until the next parameter can be selected or the results of the calculation can be read.
- Example: This is a general command used in all types of calculations.

5.1.3 TRIGONOMETRIC CALCULATION

Name:	Triangle		
Code:	04H		
Parameters:	Input:	θ[A] r[T/I]	Angle Radius
	Output:	S[T/I]	sin
		C[T/I]	cos

Function: This command determines the product of the sin of angle θ and radius r, and the product of the cosine and radius r. When the radius is an integer [I], the results are also an integer.

Equation 5-3:



Figure 3-5-1 Trigonometric Calculation Number of Process Cycles: Input

1. Command Input	6
2. θ input	12
3. r input	34
1. S output	3
2. C output	4

*Notes: 1. Parameters are input/output via the DR registers.

Output

- 2. Parameters are input/output in the order shown above. The number of cycles is the period until the next parameter can be selected or the results of the calculation can be read.
- Example: $[\sin\theta, \cos\theta \text{ calculation}]$ Set r=1 to calculate $\sin\theta$ and $\cos\theta$.

[Vector component calculation] Determines the X and Y components for a two-dimensional vector whose size and direction are known.

This is a general command which can be used in other types of calculations.

5.2 VECTOR CALCULATION

5.2.1 VECTOR SIZE

Name:	Radius		
Code:	08H		
Parameters:	Input:	x[l] y[l] z[l]	X component of the vector Y component of the vector Z component of the vector
	Output:	L _L [L2] L _H [H2]	Vector size squared (lower) Vector size squared (upper)
Function:	This com	mand deter	mines vector size (square of the

absolute value).

Equation 5-4:



Figure 3-5-2 Vector Calculation

The absolute value of the vector $R=\sqrt{L}$ is determined by the Distance command.

Number of Process Cycles:	Input	 Command Input x input y input z input 	6 14 4 4
	Output	1. L _L output 2. L _H output	2 4

- *Notes: 1. Parameters are input/output via the DR registers.
 - 2. Parameters are input/output in the order shown above. The number of cycles is the period until the next parameter can be selected or the results of the calculation can be read.

ł

Example: [Distance between two points] This command is useful for calculating the distance between two points. The command calculates the square of distance between two points, and may be used for calculating comparative data. One point of the vector is assumed to be X=0, Y=0 and Z=0.

5.2.2 VECTOR SIZE COMPARISON

Name:	Range		
Code:	18H		
Parameters:	Input:	x[T/I] y[T/I] z[T/I] r[T/I]	X component of the vector Y component of the vector Z component of the vector Range to be compared against the vector size (sphere radius)
	Output:	D[T/H2]	Difference between the vector size and the specified range.

Function: This command subtracts the square of the specified range from the square of the vector size. This command compares the vector size and the distance from a particular point, and so may be used to determine if a point is within the sphere. The parameters can be either decimal or integer.

Equation 5-5:



- number of cycles is the period until the next parameter can be selected or the results of the calculation can be read.
- Example: [Detects a collision in three-dimension] This command determines if an object is within a certain range of a point. It can be used to detect three-dimensional collisions.

Γ

5.2.3 VECTOR ABSOLUTE VALUE CALCULATION

Name:	Distance			
Code:	28H			
Parameters:	Input:	x[I/T] y[I/T] z[I/T]	X component of the vector Y component of the vector Z component of the vector	
	Output:	R[I/T]	Vector size	
Function:	This comr The paran	This command determines vector size (absolute value The parameters can be either decimal or integer.		
		-		

Equation 5-6: $\sqrt{x^2 + y^2 + z^2} = R$



Figure 3-5-4 Vector Absolute Value Calculation

Number of Process Cycles:	Input	1. Command Input	6
		2. x input	15
		3. y input	4
		4. z input	127
	Output	1. R output	4

*Notes: 1. Parameters are input/output via the DR registers.

- 2. Parameters are input/output in the order shown above. The number of cycles is the period until the next parameter can be selected or the results of the calculation can be read.
- Example: [Distance between two points] This commands calculates the distance between two 3-D points on the coordinate. In contrast to the Radius command.

5.3 COORDINATE CALCULATION

5.3.1 TWO-DIMENSIONAL COORDINATE ROTATION

Name:	Rotate		
Code:	0CH		
Parameters:	Input:	θ[A]	Angle of rotation about the Z axis (counterclockwise)
		X ₁ [I]	X coordinate before rotation
		y₁[l]	Y coordinate before rotation
	Output:	x ₂ [I]	X coordinate after rotation
		y ₂ [I]	Y coordinate after rotation

Function: This command determines the (X,Y) coordinates after rotating (x,y) counterclockwise for θ .

Equation 5-7:



Figure 3-5-5 Two-Dimensional Coordinate Rotation

Number of Process Cycles:	Input	 Command Input θ input x₁ input y₁ input 	6 12 3 37
	Output	1. x ₂ output 2. y ₂ output	2 4

- *Notes: 1. Parameters are input/output via the DR registers.
 - 2. Parameters are input/output in the order shown above. The number of cycles is the period until the next parameter can be selected or the results of the calculation can be read.
- Example: [Coordinate calculation for rotating an object on a surface] This command calculates the coordinates of an object after it is rotated on a surface.

THREE-DIME	NSIONAL C	OORDINA [.]	TE ROTATION
Name:	Polar		
Code:	1CH		
Parameters	Input:	θ[A]	Angle of rotation about the Z axis (positive from the Y axis to the X axis)
		φ[A]	Angle of rotation about the X axis (positive from the Z axis to the Y axis)
		φ[Α]	Angle of rotation about the Y axis (positive from the X axis to the Z axis)
		x[l]	X coordinate before rotation
		y[l] z[l]	Y coordinate before rotation Z coordinate before rotation
	Output:	X[I] Y[I] Z[I]	X coordinate after rotation Y coordinate after rotation Z coordinate after rotation
Function:	This com when rota performed	mand deter ating (x,y,z) d in the orde	mines the (X,Y,Z) coordinates three-dimensionally. Rotation is er of ϕ about theY axis, ϕ about the

X axis, and θ about the Z axis.

5.3.2

Equation 5-8:



Rotation on Y axis

Rotation on X axis



Rotation on Z axis

Note: To be compatible with the projection and attitudecontrol commands, the X axis shall be east-west (east = +), the Y axis shall be north-south (north = +), and the Z axis shall be up and down (up = +).

Number of Process Cycles:	Input	1. Command Input	6
	•	2. θ input	13
		3. ¢ input	3
		4. φ input	2
		5. x input	2
		6. y input	2
		7. z input	107
	Output	1. X output	6
	•	2. Y output	2
		3. Z output	4

- *Notes: 1. Parameters are input/output via the DR registers.
 - 2. Parameters are input/output in the order shown above. The number of cycles is the period until the next parameter can be selected or the results of the calculation can be read.
- Example: [Coordinate calculation for three-dimensional rotation of an object]

This command calculates the coordinates of an object after three-dimensional rotation. (Refer to the diagram on the following page.)

SNES DEVELOPMENT MANUAL



Figure 3-5-6 Examples of Three-Dimensional Rotation

5.4 **PROJECTION CALCULATION**

5.4.1 PROJECTION PARAMETER SETTING

Name:	Parameter		
Code:	02H		
Parameters:	Input:	F _x [CI]	X coordinate of base point (glo- bal coordinates)
		F _y [CI]	Y coordinate of base point (glo- bal coordinates)
		F _z [CI]	Z coordinate of base point (glo- bal coordinates)
		L _{fe} [U]	Distance between base point and viewpoint (Sets screen-
		L _{es} [U]	Distance between viewpoint and screen (The effect of screen an- gle considered; the screen hori-
		A _{as} [A]	zontal distance is 256) Azimuth angle of view line with respect to global coordinates. (East is 0 ^o and positive toward the porth)
		A _{zs} [A]	Zenith angle of view line with respect to global coordinates. (Zenith is 0° , 0° ~180°).
	Output:	V _{of} [I]	Raster number of imaginary center
		V _{va} [I]	Raster number representing horizontal line.
		C _x [CI]	X coordinate of the point pro- jected on the center of the
		C _y [CI]	Y coordinate of the point pro- jected on the center of the screen (ground coordinates)
Function:	This comm calculates	and sets va the basic da	rious projection parameters and ta used in subsequent process-

calculates the basic data used in subsequent processes. The command places the viewer behind a fixed point such as an airplane. If the distance between the fixed point and the view point is set to 0, then the viewer sees the display from the perspective of the airplane.



Figure 3-5-8 Relationship of Sight and Projected Plane

Cx and Cy (global coordinates for the point projected on the center of the screen) are the center coordinates used for rotation, and must be specified to the PPU.

		•	
Number of Process Cycles:	Input	 Command Input F_x input F_y input F_z input F_e input L_{fe} input L_{es} input A_{as} input A_{zs} input 	6 11 2 3 3 4 839
	Output	1. V _{of} 2. V _{va} 3. C _x 4. C _y	2 10 5 5
Example: [Parameter setti	ng necessai	ry for projection]	!

Pilot Wings displays the view seen from the view point directly behind an airplane which is at the fixed point. When the distance between the screen and view point is set to 256 (when the horizontal width of the screen is 256), the horizontal screen angle is 50°.

5.4.2 RASTER DATA CALCULATION

Name:	Raster			
Code:	0AH (To output result of calculation via DMA.) 1AH (When result of calculation is not output via DMA.)			
Parameters:	Input:	V _s [I]	Raster number where projection display begins.	
	Output:	A _n [18]	Linear transformation matrix el-	
		Bn[18]	Linear transformation matrix el-	
		C _n [18]	Linear transformation matrix el-	
		D _n [18]	Linear transformation matrix el- ement D for each raster	
Function:	This commutative elements trix elements various pro- eter commu- can be ach each raster and near of can be outp are read from results are $C \Rightarrow D \Rightarrow A =$ command is of reading e	and calculat ts (A, B, C, I jection para and in intern ieved by spe- to the PPU bjects (large but in one of om the Supe output succ \Rightarrow B • • • until s ended by element D.	tes the linear transformation ma- D) for each raster based on the meters specified with the Param- al RAM. Effects of Perspective ecifying the matrix elements for to display distant objects (small) e). Results of these calculations two modes. Normally, the results or NES CPU using software. The essively in the order of $A \Rightarrow B \Rightarrow$ -the command is completed. The writing 8000H to the DR instead	



Figure 3-5-9 Calculation of Raster Data



Figure 3-5-10 BG Screen and Displayed Area

Number of Process Cycles:

Input	1. Command Input 2. V _s input	6 211
Output	1. A _n 2. B _n 3. C _n 4. D _n 5. D _n	3 3 200 ^{*1} 7 ^{*2}

- *Notes: 1. Until A_{n+1} is output.
 - 2. Until the command is interrupted and the next command can be selected.

Example: [Calculation of linear transformation matrix elements for projection] This command is used frequently for projection of the ground

objects (airplane runway, sky diving target point, etc.) in Pilot Wings.





Number of Process Cycles:	Input	 Command Input x input y input z input 	6 12 4 596
	Output	1. H output 2. V output	3 2
		3. M output	4 ^{*1}

- *Notes: 1. Until the next command can be selected.
- Example: [Calculation of the projected location (on the screen) of a floating object]

This command is used in Pilot Wings to project a ring consisting of floating balls. The location and size of the balls projected on the screen are calculated based on the balls' global coordinates. By changing the location and size of the balls' sprite, three-dimensional display of the ring projected on the screen can be achieved.



Figure 3-5-12 Projection Image of Object



Figure 3-5-13 Calculation of Coordinates for the Indicated Point on the Screen

Number of Process Cycles:	Input	1. Command Input	6
		2. h input 3. v input	11 203
	Output	1. X output 2. Y output	4 4 ^{*1}

- *Notes: 1. Until the next command can be selected.
- Example: [Calculation of the target on the ground when attacking from the sky]

This command is used in Pilot Wings when the helicopter attacks a target on the ground using a missile scope. When the missile launch button is pressed, the location of the point on the ground which is targeted in the scope is calculated and a missile is launched on that vector. The trajectory of the missile is a straight line toward that point and is not affected by the velocity of the helicopter at the time of the launch.



Figure 3-5-14 Attack Point and Position Indicated on Screen (Side View)

5.5 ATTITUDE CONTROL

5.5.1 SET ATTITUDE

Name:	Attitude			
Code:	01H (To 11H (To 21H (To	(To select attitude matrix A) (To select attitude matrix B) (To select attitude matrix C)		
Parameters:	Input:	m[T] θ[A] φ[A] φ[A]	Constant Rotational angle about the Z axis (from Y axis to X axis is +) Rotational angle about the X axis (from Z axis to Y axis is +) Rotational angle about the Y axis (from X axis to Z axis is +)	
Function:	This com three-dim of rotatio the X axi down). B dinates (coordina mand). B (transpos coordina mand).	mand calcu- nensional ro n is ϕ abou s (east-wes y applying t FLU coordin tes) can be by applying se matrix) to tes can be o	ulates a matrix which represents a batation (attitude change). The order at the Y axis (north-south), φ about about the Z axis (up- the attitude matrix to the object coor- nates), the global coordinates (XYZ obtained (the SUBJECTIVE com- the inverse of the attitude matrix of the global coordinates, the object coordinates (the OBJECTIVE com-	
	Calculates attitude matrix A when the code is 01H (M=A) Calculates attitude matrix B when the code is 11H (M=B) Calculates attitude matrix C when the code is 21H (M=C)			

Equation 5-9:

 $\mathbf{m} \begin{bmatrix} \cos\varphi \ 0 & -\sin\varphi \\ 0 & 1 & 0 \\ \sin\varphi \ 0 & \cos\varphi \end{bmatrix} \begin{bmatrix} 1 & 0 & 0 \\ 0 & \cos\varphi & \sin\varphi \\ 0 & -\sin\varphi & \cos\varphi \end{bmatrix} \begin{bmatrix} \cos\theta & \sin\theta & 0 \\ -\sin\theta & \cos\theta & 0 \\ 0 & 0 & 1 \end{bmatrix} = \mathbf{M}$



	Number of	Process Cycles: Input	1. Command Input	6
,			2. m input	13
			3. θ input	4
			4. ¢input	4
			5. φ input	137 ^{*1}
	*Notes: 1.	Until the next command can	be selected.	
	Example:	[Calculation of attitude matri conversion]	ix for global-object co	oordinate
		This command is used to ca	lculate necessarv at	titude matri-

ces using 3 command is used to calculate necessary attitude matrices using 3 commands for attitude control. When the attitude changes, this command must be used to renew attitude control matrices.

5.5.2	CONVERT FROM GLOBAL TO OBJECT COORDINATES					
	Name:	Objective				
	Code:	0DH (To select attitude matrix A) 1DH (To select attitude matrix B) 2DH (To select attitude matrix C)				
	Parameters:	Input:	x[I]	X coordinate of object (global		
			y[I]	coordinates, east) Y coordinate of object (global coordinates, north)		
			z[l]	Z coordinate of object (global coordinates, up)		
		Output:	F[2I]	F coordinate of object (object		
			L[2I]	L coordinates, forward) L coordinate of object (object		
			U[2I]	Coordinates, left) U coordinate of object (object coordinates, up)		
	Function:	Attitude n sional rela coordinat axes). Th ing the ob rotating th dinates a nates with rotating ir	B,C) represent the three-dimen- etween rotation angles of the object J axes) and global axes (the XYZ ordinates are obtained by multiply- nates with attitude matrices (i.e., by sionally). Inversely, the object coor- by multiplying the global coordi- f the attitude matrices (i.e., by ite direction and order).			
		Calculates the product with inverse of the matrix A when the code is 0DH $(M^{-1}=A^{-1})$.				
		Calculate the code	Calculates the product with inverse of the matrix B when the code is $1DH (M^{-1}=B^{-1})$.			
		Calculates the product with inverse of the matrix C when				

Calculates the product with inverse of the matrix C when the code is 2DH ($M^{-1}=C^{-1}$).

20

Equation 5-10:

$$\frac{1}{2} \, (x, y, z) \, \mathsf{M}^{-1} \, = \, \, (\mathsf{F}, \mathsf{L}, \mathsf{U})$$



Figure 3-5-19 Conversion of Global to Objective Coordinates

Number of Process Cycles: Input

1. Command Input	6
2. x input	14
3. y input	4
4. z input	7
1. F output	5
2. L output	5
3. U output	4

*Notes: 1. Parameters are input/output via the DR registers.

Output

- 2. Parameters are input/output in the order shown above. The number of cycles is the period until the next parameter can be selected or the results of the calculation can be read.
- Example: [Conversion from the global coordinates to object coordinates]

In Pilot Wings, the conversion of objective coordinates to global coordinates for the aircraft is calculated using wind effects. Using these calculations, the course and speed of the aircraft may be altered by wind direction and speed.

CONVENCION				
Name:	Subjective			
Code:	03H (To select attitude matrix A) 13H (To select attitude matrix B) 23H (To select attitude matrix C)			
Parameters:	Input:	F[21]	F coordinate of object (object	
		L[21]	coordinates, forward) L coordinate of object (object	
		U[21]	U coordinates, left) U coordinate of object (object coordinates, up)	
	Output:	X[I]	X coordinate of object (global	
		Y[I]	Y coordinates, east) Y coordinate of object (global	
		Z[I]	Z coordinates, norm) Z coordinate of object (global coordinates, up)	
Function:	Attitude matrices (A,B,C) represent the three-dime sional relationship between rotation angles of the coordinates (FLU axes) and global axes (XYZ axe The global coordinates are obtained by multiplyin object coordinates with attitude matrices (i.e., by ro three-dimensionally).			
	Calculates product with attitude matrix A when the code is $03H$ (M=A)			
	Calculates product with attitude matrix B when the code is 13H (M=B)			
	Calculates product with attitude matrix C when the code is 23H (M=C)			
Equation 5-11:	,			
1				

 $\frac{1}{2}(\mathsf{F},\mathsf{L},\mathsf{U})\,\mathsf{M} = (\mathsf{X},\mathsf{Y},\mathsf{Z})$

4





Number of Process Cycles:	Input	1. Command Input 2. F input
		3. L input 4. U input
	Output	1. X output 2. Y output

- *Notes: 1. Parameters are input/output via the DR registers.
 - 2. Parameters are input/output in the order shown above. The number of cycles is the period until the next parameter can be selected or the results of the calculation can be read.

3. Z output

Example: [Calculation of the global coordinates after change in the **ob**-ject's attitude]

In Pilot Wings, the object coordinates of the ring of balls remain the same unless the size of the balls or the shape or size of the ring is changed because there is one object coordinate system dedicated for the ring. When the direction (attitude) of the ring is changed, the ATTITUDE command is used to renew the attitude matrices. The ring with the new attitude can be displayed by calculating the global coordinates using the new attitude matrices and calculating the location of balls' projection using the PROJECT command. The same process takes place when the object coordinates change without a change in attitude or when both attitude and object coordinates change.

5.5.4 CALCULATION OF INNER PRODUCT WITH FORWARD ATTITIDE AND A VECTOR

Name:	Scalar			
Code:	0BH (To se 1BH (To se 2BH (To se	elect attitude elect attitude elect attitude	matrix A) matrix B) matrix C)	
Parameters:	Input:	x[l] y[l] z[l]	X component o Y component o Z component o	of vector. of vector. of vector.
	Output:	S[I]	Inner product	
Function:	This command selects an attitude matrix based on the code. It calculates the inner product of a vector and the first row of the selected matrix.			
	When the o When the o When the o	code is 0BH, code is 1BH, code is 2BH,	$\begin{split} S &= x \bullet A_{fx} + y \\ S &= x \bullet B_{fx} + y \\ S &= x \bullet C_{fx} + y \end{split}$	• $A_{fy} + z \cdot A_{fz}$ • $B_{fy} + z \cdot B_{fz}$ • $C_{fy} + z \cdot C_{fz}$
	b		r α α α α α α α α α α α α α	a Normal Vector of Plane



Note: As shown below, the first row of the attitude matrix represents global coordinates of a unity vector (1,0,0) in the forward direction in the object coordinate system.

Equation 5-12:

$$S = (X, Y, Z) (1, 0, 0) \begin{bmatrix} M_{fx} & M_{fy} & M_{fz} \\ M_{Ix} & M_{Iy} & M_{Iz} \\ M_{ux} & M_{uy} & M_{uz} \end{bmatrix} = (M_{fx} M_{fy} M_{fz})$$

M is equal to A, B, or C; depending upon selected code.

Number of Process Cycles:	Input	 Command Input x input y input z input 	6 15 4 7
	Output	1. S output	4

- *Notes: 1. Parameters are input/output via the DR registers.
 - 2. Parameters are input/output in the order shown above. The number of cycles is the period until the next parameter can be selected or the results of the calculation can be read.
- Example: [Detection of three-dimensional collision]

This command is used in Pilot Wings to see if the airplane flew through the ring of balls. The sign of the inner product of the forward vector of an object and the vector connecting the object and the airplane changes when the airplane crosses the plane containing the ring (the inner product is zero when the airplane is on the plane). When the sign change occurs, the distance from the center of the ring to the airplane and the radius of the ring can be compared with the RANGE command to see if the airplane was able to fly through the ring.



Figure 3-5-22 Position of Aircraft and Vector Code

5.6 NEW ANGLE CALCULATION

5.6.1 THREE-DIMENSIONAL ANGLE ROTATION

Name:	Gyrate				
Code:	14H				
Parameters:	Input:	θ _i [A]	Angle of rotation about the Z axis (+ from the Y axis to the X axis)		
		φ _i [A]	Angle of rotation about the X axis (+ from the Z axis to the Y		
		φ _i [A]	Angle of rotation about the Y axis (+ from the X axis to the Z		
		<i>d</i> θ[A]	U axis displacement angle. (+ from the Laxis to the Eaxis)		
		<i>d</i> ∳[A]	F axis displacement angle. (+ from the U axis to the L axis)		
		<i>d</i> φ[A]	L axis displacement angle. (+ from the F axis to the U axis)		
	Output:	θ _o [A]	Rotational angle about the Z		
		φ _o [A]	Rotational angle about the X		
		φ ₀ [A]	Rotational angle about the Y axis.		
	Note: F, L tated φ _i , c	., U axes re _l ρ _i , θ _i only.	present the X, Y, Z axes when ro-		
Function:	This command determines the attitude angles (θ_0 , ϕ_0 , ϕ_0) of the body coordinates after the body with the attitude angle (θ_i , ϕ_i , ϕ_i) with respect to the global coordinates are rotated by the minor displacement ($d\theta$, $d\phi$, $d\phi$). The body axes are rotated about the XYZ axes by (θ_i , ϕ_i , ϕ_i) to obtain the FLU axes. The FLU axes are then rotated by ($d\theta$, $d\phi$, $d\phi$). This command calculates the angles of the new FLU axes with respect to the XYZ axes. The order of rotation is Y axis, X axis, and Z axis (L, F, and U axis).				
Equation 5-13:					
	$\theta_i + \sec \phi$	$\theta_{i} + \sec \phi_{i} (d\theta \cos \phi_{i} - d\phi \sin \phi_{i}) = \theta_{0}$			
	$\phi_i + (d\theta \sin \phi_i + d\phi \cos \phi_i) = \phi_o$				
	$\phi_i - \tan \phi_i (d\theta \cos \phi_i + d\phi \sin \phi_i) + d\phi = \phi_o$				



Figure 3-5-23 Calculation of Rotation Angle After Attitude Change

Number of Process Cycles:		Input	1. Command Input	6
			2. θ_i input	14
			3. ϕ_i input	2
			4. φ _i input	2
			5. dθ input	2
			6. d¢ input	2
			7. dφ input	406
		Output	1. θ_0 output	2
		•	2. ϕ_0 output	4
			3. φ _o output	4
*Notes: 1.	Notes: 1. Parameters are input/output via the DR registers.			
2.	 Parameters are input/output in the order shown above. The number of cycles is the period until the next parameter can be selected or the results of the calculation can be read. 			

Example: [Calculation for object attitude (directions) change]

This command is used to calculate the attitude angles of an object that is steadily moving. The command determines the attitude angles with respect to the global coordinates by specifying the angles of change to the current attitude angles. The command may be used continuously to determine changing attitude angles.
Chapter 6 Math Functions and Equations

The following is a summary of the mathematical functions and equations used in this manual.

6.1 MULTIPLY

 $k \times I = M$

6.2 INVERSE

$$\frac{1}{\mathbf{a} \times 2^{\mathbf{b}}} = \mathbf{A} \times 2^{\mathbf{B}}$$

6.3 TRIANGLE

 $\begin{array}{l} r\left(\cos\theta\right) \ = \ C \\ r\left(\sin\theta\right) \ = \ S \end{array}$

6.4 RADIUS

 $x^2 + y^2 + z^2 = L$

6.5 RANGE

 $x^2 + y^2 + z^2 - r^2 = D$

6.6 **DISTANCE**

$$\sqrt{x^2 + y^2 + z^2} = R$$

6.7 GYRATE

- $\begin{aligned} \theta_{i} + \sec \phi_{i} \left(d\theta \cos \phi_{i} d\phi \sin \phi_{i} \right) &= \theta_{o} \\ \phi_{i} + \left(d\theta \sin \phi_{i} + d\phi \cos \phi_{i} \right) &= \phi_{o} \\ \phi_{i} \tan \phi_{i} \left(d\theta \cos \phi_{i} + d\phi \sin \phi_{i} \right) + d\phi &= \phi_{o} \end{aligned}$
- 6.8 ROTATE

$$(\mathbf{x}, \mathbf{y}) \begin{bmatrix} \cos\phi & -\sin\phi \\ \sin\phi & \cos\phi \end{bmatrix} = (\mathbf{X}, \mathbf{Y})$$

6.9 POLAR

$$(\mathbf{x}, \mathbf{y}, \mathbf{z}) \begin{bmatrix} \cos\varphi & 0 & \sin\varphi \\ 0 & 1 & 0 \\ -\sin\varphi & 0 & \cos\varphi \end{bmatrix} \begin{bmatrix} 1 & 0 & 0 \\ 0 & \cos\varphi & -\sin\varphi \\ 0 & \sin\varphi & \cos\varphi \end{bmatrix} \begin{bmatrix} \cos\theta & -\sin\theta & 0 \\ \sin\theta & \cos\theta & 0 \\ 0 & 0 & 1 \end{bmatrix} = (\mathbf{X}, \mathbf{Y}, \mathbf{Z})$$

6.10 ATTITUDE

$$\mathbf{m} \begin{bmatrix} \cos\varphi \ 0 & -\sin\varphi \\ 0 & 1 & 0 \\ \sin\varphi \ 0 & \cos\varphi \end{bmatrix} \begin{bmatrix} 1 & 0 & 0 \\ 0 & \cos\varphi & \sin\varphi \\ 0 & -\sin\varphi & \cos\varphi \end{bmatrix} \begin{bmatrix} \cos\theta & \sin\theta & 0 \\ -\sin\theta & \cos\theta & 0 \\ 0 & 0 & 1 \end{bmatrix} = \mathbf{M}$$

6.11 OBJECTIVE

$$\frac{1}{2} \, (x, y, z) \, \mathsf{M}^{-1} \; = \; (\mathsf{F}, \mathsf{L}, \mathsf{U})$$

6.12 SUBJECTIVE

$$\frac{1}{2}\left(\mathsf{f},\mathsf{I},\mathsf{u}\right)\mathsf{M} \;=\; (\mathsf{X},\mathsf{Y},\mathsf{Z})$$

6.13 SCALAR

$$S = (X, Y, Z) (1, 0, 0) \begin{bmatrix} \mathsf{M}_{\mathsf{f}x} & \mathsf{M}_{\mathsf{f}y} & \mathsf{M}_{\mathsf{f}z} \\ \mathsf{M}_{\mathsf{I}x} & \mathsf{M}_{\mathsf{I}y} & \mathsf{M}_{\mathsf{I}z} \\ \mathsf{M}_{\mathsf{u}x} & \mathsf{M}_{\mathsf{u}y} & \mathsf{M}_{\mathsf{u}z} \end{bmatrix} = (\mathsf{M}_{\mathsf{f}x} \mathsf{M}_{\mathsf{f}y} \mathsf{M}_{\mathsf{f}z})$$

Chapter 1. The Super NES Super Scope System

1.1 INTRODUCTION TO THE SUPER NES SUPER SCOPE SYSTEM

The Super NES Super Scope is a light sensitive system for use with the Super NES. The Super NES Super Scope was developed to give the Super NES added value and eliminate all of the problems of heretofore existing devices. Features of the Super NES Super Scope are as follows. It is composed of two units; the Super NES Super Scope (light sensitive device) and a receiver/transmitter (Super NES Super Scope-RX).

1.1.1 TARGETING

The Super NES Super Scope detects where the device is aimed, unlike the existing Nintendo Entertainment System device (Zapper), which detects targets. The wireless system utilizes an infra-red beam.



⁽Receiver)

Figure 4-1-1 Signal Flow

The Super NES Super Scope utilizes the external latch function of the Super NES horizontal/vertical counters. The Super NES Super Scope detects CRT scanner timing with a light receiver, and transmits the timing pulse to the Super NES external latch pin to detect the aim location on the CRT. (Same principle as a light pen.)

When the Super NES Super Scope is triggered, the Super NES Super Scope sends a beam of infra-red light to the Super NES and transmits raster timing pulses for a few frames.

When the CPU in the Super NES Super Scope RX recognizes the trigger signal, it opens the gate for an appropriate duration to provide the Super NES with the timing pulses.

1.1.2 SUPER NES SUPER SCOPE SIGHT ADJUSTMENT

The most precise alignment of the Super NES Super Scope's sight occurs when the end of its barrel is 3 meters (about 10 feet) away from the television screen. Please refer to the illustration below.



Figure 4-1-2 Optical Alignment

The line of sight (visual axis) virtually "sees" what the lens (optical axis) "sees" when the distance between the television screen and the end of the Super NES Super Scope barrel is 3 meters (10 feet). As demonstrated above, an offset occurs as this range is moved away from 3 meters, in either direction. The function of the "ADJUST AIM" and "TEST AIM" portion of the game is to adjust the optical axis for proper sight alignment through software at the beginning of the game. This adjustment takes into account all electrical delay times. When the adjustment is performed, an insensitive area is created at the edge of the screen. The greater the offset adjustment, the larger this insensitive area becomes.

The following illustration demonstrates an example of the difference between what your eye might see through the Super NES Super Scope and what the lens sees, during the Adjust Aim mode.



Figure 4-1-3 Virtual Screen Alignment

In order for proper alignment to occur, the virtual screen must be moved in the direction of the arrow. As the virtual screen is moved up and to the left an insensitive (shaded) area is created at the edges of the screen. This shaded area cannot be processed. For this reason, the Super NES Super Scope operation manual recommends that the Super NES Super Scope be used at a range of 3 meters (about 10 feet) from the television for optimum performance. At this distance the insensitive area at the edge of the screen is, for all practical purposes, eliminated.

1.2 BASIC SUPER NES SUPER SCOPE SPECIFICATIONS

- Range: 3.28 ~ 16.4ft (with fully charged batteries)
- Resolution: About 1 character (8 dots, in x and y orientation)
- Lens: f = 150 mm, 30 φ
- Batteries: Six size AA batteries
- Controls:
 - Power switch
 - Single shot/multiple shot selection switch (This is a three-position switch, which is also used as the power switch.)
 - Pause switch (See Note 1)
 - Cursor switch (See Note 2)
 - Trigger switch
 - Note 1: This function varies depending on the software, and is used to pause during a game or change screens.
 - Note 2: The cursor is displayed on the screen while this switch is held down. (The location signal is transmitted continuously.)

1.3 SUPER NES PROGRAM ADDRESS

1.3.1 REGISTER BIT ASSIGNMENT

The connector for #2 controller serves as the interface between the Super NES Super Scope-RX and the Super NES. Like a standard controller, the Super NES controller can read signals automatically. Address and bit assignments are indicated in the following figures..

	D7							D0	
421A (H)	1	1	1	1	1	1	1	1	Controller
			MULTIPLE	<u>, , , , , , , , , , , , , , , , , , , </u>			[[#2
421B (H)	TRIGGER	CURSOR	SHOTS	P/S	0	0	NULL	NOISE	1

421A (H) is always FF (H). D7, 6, 5 and 4 of 421A(H) are unspecified bits. D3, 2, 1, and 0 of 421A (H) and D2 and 3 of 421B (H) are Super NES Super Scope ID codes.

213C (H)	Horizontal counter latch
213D (H)	Vertical counter latch
The herizor	tal/vertical counter is a hard counter whose latch trigger is set h

The horizontal/vertical counter is a hard counter whose latch trigger is set by the Super NES Super Scope.

|--|

D6 of 213F (H) is the external latch flag.

Figure 4-1-4 Address and Bit Assignments

ITEM	ACTIVITY LEVEL	EXPLANATION
Trigger	High	Indicates that the trigger has been pulled.
Cursor	High	Indicates cursor mode.
Single/multiple	High	Indicates single or multiple shot mode.
Pause	High	Indicates that the pause button is pressed.
Noise	High	Indicates that noise disturbance is impairing operations.
Null	High	Indicates that a valid raster signal could not be found.
H counter		The H-position of the hit
V counter		The V-position of the hit
EXT latch	High	Indicates that the data was set to the HV counter.

The external latch only can be reset by read. (It cannot be reset by the write command.)

Table 4-1-1 Signal Bit Definitions

Chapter 2. Principles of the Super NES Super Scope

2.1 PRINCIPLES OF THE SUPER NES SUPER SCOPE

A comprehensive explanation of the Super NES Super Scope's operation would involve a wide spectrum of topics and require more space than is allowable here. The following is a basic, if cursory, description.

The Super NES projects 60 pictures per second on the television screen. That is, every 1/60 second, a picture frame is projected on the television. But before explaining how the picture is drawn, it is necessary to describe the Braun tube or CRT in the television set.

A florescent material (phosphor coating) is fused to the inside of the Braun tube's glass screen. Light is emitted when electrons bombard this florescent material.

The inside of the Braun tube resembles a funnel (refer to the figure below) and an "electron gun" is located at the rear of the tube. (This is the section which extends from the back of a television.)



Figure 4-2-1 Picture Tube

The electron gun discharges a beam of electrons toward the screen. This, by itself, would only light a fixed spot where the electron beam hit the screen; however, deflecting coils are attached to the base of the tube and a signal is transmitted to the coils to drive the electron beam in the direction desired.



Figure 4-2-2 Scanning

Using this technique, the electron beam scans from left to right beginning at the top left of the screen and moving successively down the screen, as shown in the above figure. Each horizontal line formed by the scan is called a scan line or a raster. Light and dark areas are created by varying the intensity of the electron beam as it scans across the florescent material. This is how each picture is drawn.

The Super NES contains a PPU (picture processing unit), for controlling the picture projected on the screen. Inside the PPU is a "raster counter" (or "HV counter") with a register which holds the X and Y coordinates of the electron beam in the Braun tube as it scans.

When the Super NES Super Scope is aimed at the screen, a small area on the screen is seen by the Super NES Super Scope.



Figure 4-2-3 Area Seen by Super NES Super Scope

As shown in the previous figure, the instant the electron beam scans across the area seen by the Super NES Super Scope, it sends a signal to the Super NES. The Super NES registers the value of the PPU raster counter using this timing signal. With this data, the Super NES can detect the point on the screen where the Super NES Super Scope is aimed.

2.2 SUPER NES SUPER SCOPE PROGRAMMING

We assume that most readers are involved in programming Super NES Super Scope games..



Figure 4-2-4 Vertical Positioning

The above figure depicts the output of the Super NES Super Scope's light reception amplifier under these conditions. Each of the pulses represents a raster in the Braun tube. The Super NES Super Scope system picks a pulse and transmits it to the Super NES raster counter. Pulse selection determines the vertical location on the screen by the raster count. This is done under a fixed set of conditions by the Super NES Super Scope's internal CPU.

The horizontal position is determined by the timing of pulses with respect to the Super NES Control Deck's horizontal synchronization signal. (Refer to the figure below.)



Figure 4-2-5 Horizontal Positioning

The time corresponding to one dot on the screen is an amazing 180 nsec. This processing speed cannot be achieved by most micro-computers, and in the Super NES Super Scope system, the raster pulse is not processed directly by the CPU. Signal transmission and selection is done by opening and closing the raster gate, controlled by the CPU, and is depicted in the block diagram in Chapter 1. An area of caution for Super NES Super Scope programs is that Super NES Super Scope operations are not synchronized with the Super NES. The timing relationship between the Super NES Super Scope, the Super NES screen scan, and the program, described later, should be kept in mind when programming.

2.3 THE SUPER NES HORIZONTAL/VERTICAL COUNTER

The horizontal/vertical counter of the Super NES plays a critical role in the Super NES Super Scope system, yet is not described in much detail in the Super NES programming manual or other documents. For this reason, we will present an overview here.



External Laton Pins

Figure 4-2-6 Horizontal/Vertical Counter

The horizontal counter value corresponds to the horizontal location of the raster and the vertical counter value corresponds to the vertical location of the raster.

These values can be stored by sending a pulse to the external latch pin. The Super NES software then reads this, and is able to detect the location on the screen which corresponds to the external latch pulse.

In the Super NES Control Deck, a flag is set when the horizontal/vertical latch is set. This flag does not operate in synchronization with the programming flow, and interrupts are not supported by the Super NES Control Deck. Hence, programming precautions should be taken.

Chapter 3. Super NES Super Scope Functional Operation

3.1 SUPER NES SUPER SCOPE CPU

The Super NES Super Scope CPU is a one-chip CPU for processing Super NES Super Scope key input (trigger, cursor, etc.), data pulse generation, and transmission of screen timing signals.

3.1.1 KEYS

TriggerTriggerCursorContinuous inputPauseOne-shot inputMultiple/single shotSwitches between continuous trigger input and one-shot input

3.1.2 KEY PRIORITY

Priority is given in the order of the trigger, cursor and pause keys. Two types of trigger codes are generated by switching between the multiple and single shot modes.

3.1.3 KEY RECOGNITION

A key is recognized as "on" after it is on for 1 msec or more, and "off" after 20 msec or more.

3.1.4 SIMULTANEOUS KEY INPUT

Only the trigger and cursor keys can be input at the same time. Other key combinations are not recognized.

3.2 SUPER NES SUPER SCOPE BLOCK DIAGRAM



Figure 4-3-1 Super NES Super Scope Block Diagram

3.2.1 LIGHT RECEIVER/AMPLIFIER

The light receiver/amplifier receives the light signal from the CRT, converts it to pulses, and transmits the pulses to the Super NES Super Scope CPU. It consists of a pin photo-diode H-amp, and an M-amp for signal amplification and pulse conversion.

3.2.2 SUPER NES SUPER SCOPE CPU (SM595)

The Super NES Super Scope CPU reads the Super NES Super Scope, generates the corresponding code, controls the raster gate, and sends the raster signal to the Super NES Super Scope receiver.

3.2.3 LIGHT OUTPUT

This converts the pulse generated by the CPU into an infra-red beam. It consists of an infra-red LED and its driver.

3.3 SUPER NES SUPER SCOPE FLOW DIAGRAM



Figure 4-3-2Super NES Super Scope Flow DiagramThe Super NES Super Scope does not process the raster signal.

3.4 INFRA-RED DATA TRANSMISSION FORMAT

3.4.1 Overview

The Super NES Super Scope infra-red signal is composed of two segments. The first segment contains a digital code, which defines the single-shot trigger, multiple-shot trigger, cursor, and pause. The second segment is the raster segment. The Super NES Super Scope CPU opens the raster gate and connects the light receiver/amplifier and light output. The raster signal is output from the CRT for a set duration of time.



Code Segment

Raster Segment

Figure 4-3-3 Raster Signal

3.4.2 DESCRIPTION OF ONE BYTE

The Super NES Super Scope system can generate four types of codes based on the status of the keys. One byte is defined as follows.



Figure 4-3-4 Definition of one byte

One byte is composed of a block of eight pulses as shown above.

The code is generated by combining five one-byte blocks as shown below.



Figure 4-3-5 Output Signal Code

Byte 1 is the switch byte. Byte 5 is the end byte. Bits 2, 3 and 4 are data bits

3.4.3 COMMUNICATION CODES

Four codes are defined as follows.



Figure 4-3-6 Definitions of codes.

3.4.4 RASTER SIGNAL TRANSMISSION TIMING





Figure 4-3-7 Raster Signal Transmission Timing, part 1

The cycle above is repeated while the trigger is held down. When the trigger is released, a single shot cycle occurs as the final cycle





Figure 4-3-7 Raster Signal Transmission Timing, part 2

The raster gate opens during raster output and the raster pulses are transmitted to the Super NES Super Scope receiver. The raster pulse timing is not defined. The Super NES Super Scope and Super NES Control Deck are not synchronous.

Chapter 4. Super NES Super Scope Receiver Functions

4.1 SUPER NES SUPER SCOPE RECEIVER BLOCK DIAGRAM

The Super NES Super Scope receiver first receives the infra-red signal from the Super NES Super Scope, and transmits the key switches and screen timing signals to Super NES Control Deck.



Figure 4-4-1 Receiver Block Diagram

4.1.1 INFRA-RED LIGHT RECEIVER/AMPLIFIER

Receives the infra-red signal from the Super NES Super Scope, converts it to pulses, and transmits the pulses to the Super NES Super Scope receiver CPU. It consists of a pin photo diode H-amp and an M-amp for signal amplification and pulse conversion.

4.1.2 SUPER NES SUPER SCOPE RECEIVER CPU

The CPU analyzes the code signal from the Super NES Super Scope, controls the shift register flag and raster gate, and sends the raster pulses to the Super NES external latch pin.

4.1.3 SHIFT REGISTER

This is the interface between the Super NES Super Scope receiver CPU and the Super NES Control Deck, and is similar to the type of interface found in a controller.

4.1.4 OPERATIONS FLOW DIAGRAM



Figure 4-4-2 Operation Flow Diagram

In addition, a pulse check is performed during code detection for noise detection.

4.2 SUPER NES SUPER SCOPE RECEIVER INTERFACE



Figure 4-4-3 Receiver Interface Schematic

4.3 CODE PULSE DETECTION

4.3.1 ONE BIT CODE DETECTION



Figure 4-4-4 One Bit Code Detection

A block is good if five - 81 μ sec pulses are detected in succession in any of the ranges, A, B, C and D shown above.

A noise flag is set if the "high" level is detected 36-39 $\,\mu\text{sec}$ after the rising edge of a pulse is detected.

4.3.2 RASTER PULSE DETECTION

The start of detection and input of raster pulses do not coincide in the example below.



The latch gate opens when pulses 1~6 are detected with the precise cycle time.

In the next example, the start of detection and input of raster pulses coincide.



If two raster pulses are detected immediately following the start of raster pulse detection, it is determined that the detection cycle occurred at the same time as raster pulse input. In this case, the receiver CPU would perform time calculations for 5 msec. In this frame, the CPU does not attempt to output the raster signal.

An error occurs when a raster exceeds 5 msec. (With the existing optical system, this may happen 1.64 feet away from a 14-inch television screen.)

4.4 FUNCTIONAL DESCRIPTION



4.4.1 CURSOR MODE

Figure 4-4-5 Cursor Mode Raster Detection Cycle

In the cursor mode, the cursor is displayed continuously on the screen. To accomplish this, raster pulses are transmitted for five frames (85 msec) after code data is sent from the Super NES Super Scope.



4.4.2 TRIGGER MODE (SINGLE SHOT)

Figure 4-4-6 Trigger Mode, Single Shot



Figure 4-4-7 Trigger Mode, Multiple Shots

4.4.4 NOISE FLAG



Figure 4-4-8 Noise Flag

Under the timing shown above, the noise flag is set when a pulse with a cycle time different from that used by the Super NES Super Scope system is detected while waiting for the code.

E



Figure 4-4-9 Null Bit

The null flag is set if a valid raster signal is not detected during a raster detection cycle. It is reset if a valid raster signal is detected in a subsequent cycle and the raster gate is opened.

4.4.6 PAUSE BIT



Figure 4-4-10 Pause Bit

This flag is set when a pause code is received from the Super NES Super Scope.



4.4.7 CURSOR + TRIGGER CYCLE

Figure 4-4-11 Trigger, Single Shot







Same as the cursor mode except the trigger flag and single/multiple shot flags vary.

Note: In this section, the timing charts for each 4021Px flag (trigger, cursor, single/multiple shot, etc.) are expressed in negative logic (active low); however, these are positive logic (active high) in the Super NES program.

Chapter 5. Graphics

5.1 LIMITATIONS ON GRAPHICS

Because Super NES Super Scope operations are based on the detection of rasters on a television screen, the screen used must have a minimum level of brightness.

Of particular concern is the fact that the Super NES Super Scope is not sensitive to the color red. This is due to differences in the afterglow characteristics of the fluorescent materials used in the Braun tube for the three colors, red, green and blue. The period of florescence for red is relatively longer, as shown in the table below, and hence the change in the volume of light over time is smaller (16 KHz horizontal synchronization frequency component), and raster timing is more difficult to detect.

Red	1.2 msec
Green	300 µsec
Blue	250 µsec

The minimum level of brightness which the Super NES Super Scope can detect is very difficult to predict due to the various factors involved (television type, year of make, screen adjustment, etc.). An Optical Color Sensitivity Chart is provided on the following page for programming reference.

If you wish to detect the location on the screen in one-dot increments or draw a dark picture, such as of outer space, you may wish to insert a bright single-color screen for one frame.

When accuracy is important, be careful of the variation in luminosity across the screen. On a 14-inch screen there is about 1.5 times variation in luminosity between the center and the perimeter of the screen. When the screen is dark, the Super NES Super Scope signal may be delayed, and the location detected will be shifted to the right. This may be corrected in the program or the Super NES color operation function may be used to correct for luminosity.

NOTE: Nintendo's products and game programs, designed in accordance with these specifications, are subject to claims of patent and patent pending owned and/or licensed by Nintendo exclusively for the benefit of Nintendo and its authorized licensees. Nintendo does not license such rights for any other use or purpose. Nintendo does not warrant or represent against claims of patent infringement by third parties.



5.2 SUPER NES SUPER SCOPE OPTICAL COLOR SENSITIVITY CHART

Figure 4-5-1 Optical Color Sensitivity Chart

The Super NES Super Scope is not sensitive to red at all. The error increases in area "A", above. There is no problem in area "B". This chart is based on the measurement of a single color on the screen and should be used as a reference only, since the screen pattern does introduce variations.

Chapter 6. Super NES Mouse Specifications

6.1 INTRODUCTION TO SUPER NES MOUSE

The Super NES Mouse is a special purpose serial mouse. Displacement data detected in the mouse is processed on a custom chip. Data is input to the Super NES console via the 7 pin connector as key data. The mouse does not burden the program in any way. The programmer need only call the standard basic input/output system (BIOS) subroutine for processing mouse data. Thus, the Super NES Mouse is substituted for the standard controller. The mouse has three tracking speeds. A speed selection switch inside the mouse can be controlled by the following two methods.

- Game software which allows user selection
- Game software which provides a fixed speed

6.2 SUPER NES MOUSE DATA FLOW

Super NES Mouse data is transmitted to the Super NES control deck in a serial input format, like the standard controller. A 32 bit data string is transmitted; however, only 24 bits are used. The figure below shows a valid data string transmitted to the Super NES control deck, from the Super NES Mouse. Signals from the Super NES Mouse are transmitted in negative logic and converted to positive logic data strings by the input inversion buffer in the Super NES control deck. Note that all the data shown has already been loaded into the Super NES control deck.



Figure 4-6-1 Valid Super NES Mouse Data String

6.2.1 DATA TRANSMISSION

The Super NES Mouse has four 8-bit shift registers. These registers are serially connected as indicated by the arrows in the figure on the previous page. The Super NES Mouse transmits 32 bits of data to the Super NES control deck following each OUT0 pulse, using CUP0 as a clock pulse. The Super NES control deck transmits this OUT0 pulse at a fixed interval. The sequence is from SD0 to SD31.

6.2.2 READ METHODS

For details concerning the manner in which the Super NES control deck reads serial controller data, refer to "Joy Controller" in the "Software" section of this manual.

6.2.2.1 METHOD 1

Sixteen bits are read by hardware and 16 bits are read by software. Any complications arising from the use of this method may be avoided by using the enclosed standard BIOS, "mouse_read".

6.2.2.2 METHOD 2

Thirty-two bits are read by software.



Figure 4-6-2 Serial Data Read Timing

6.3 SPEED SWITCHING

Super NES Mouse speed can be switched as described in the following paragraphs.

6.3.1 USING SOFTWARE

The programmer should write 1 in D0 of 4016H (OUT0 is HI), and immediately read 4016H. (Read 4017H for controller 2). Then, set OUT0 to LOW, and immediately read 4016H again. (Read 4017H for controller 2). The mouse speed will switch to the next setting, in the order of slow, normal, fast, and back to slow, each time this operation is performed.

6.3.2 USE OF OUT0 AND CUP0 SIGNALS

Set OUT0 to HI, and set CUP0 once to [LOW \rightarrow HIGH] (read 4016H). Next, set OUT0 to LOW, and once again set CUP0 to [LOW \rightarrow HIGH]. This changes the mouse tracking speed by one setting. The speed is changed by two settings if CUP0 is set LOW to HI twice while OUT0 is HI.

6.3.3 CAUTIONS

Once switched, the speed mode is output to SD10 and SD11. Note that the speed setting in SD10 and SD11 may not be the same as the speed setting in the mouse. The mouse tracking speed should always be switched once immediately after connecting the mouse to ensure that the mouse tracking speed and the speed setting in SD10 and SD11 are the same. This should also be done when the mouse is accidentally disconnected during a game.

The sample software MOUSE.X65 contains a subroutine for switching speeds called speed_change.

(Refer to "Mouse Speed Switching Routine" in the following chapter.)



6.4 DATA

6.4.1 SIGNATURE (SD12~SD15)

The signature is stored in SD12~SD15. Use this code to identify what is currently connected to the 7 pin console connector. (When using the standard BIOS, check the connection with mouse_con in the Super NES register. Refer to "Using the Standard BIOS".) When the mouse is connected, the code is 0001B. Check the signature to verify whether or not the mouse is connected. If a different signature appears (signatures up to 1111B may be assigned to input devices other than a mouse), input data should be inhibited. When nothing is connected or a standard controller is connected, the signature is 0000B.

6.4.2 SPEED DATA (SD10 and SD11)

The speed data identifies whether the speed mode in the mouse is set to slow (00B), normal (01B) or fast (10B). The mouse contains an internal speed switching circuit which switches between the three different tracking speeds. Switching between speeds is done using software in the Super NES console. (Refer to "Speed Selection and Cursor Movement" to switch the tracking speed). SD10 and SD11 contain the data the mouse transmits to the Super NES console to inform the Super NES console which speed mode is currently active.

6.4.3 LEFT AND RIGHT ACTUATORS (SD8 and SD9)

Bit SD9 is "1" when the left mouse actuator is pressed, and SD8 is "1" when the right actuator is pressed.

6.4.4 X, Y ABSOLUTE DISPLACEMENT (SD16~SD31)

When moving an object or BG with the mouse in a positive direction (SD16 and SD24 = 0), add the X and Y data to the respective horizontal and vertical positions. When moving an object or BG in the negative direction (SD16 and SD24 = 1), subtract the seven bits, which are the X and Y data less the direction bits (SD16 and SD24) from the positions. Note that SD16 and SD24 are the most significant bits and SD23 and SD31 are the least significant bits.

			MSB-	4							-> LSB	
0.00	05.44	SD16	SD17	SD18	SD19	SD20	SD21	SD22	SD23	Direction of movement		
Upper	Lower	Mode	0	D6	D5	D4	D3	D2	D1	D0	Down	
Bit	Bit		1	D6	D5	D4	D3	D2	D1	D0	Up	
0	0	Slow	Direction									
0	1	Normal	X Displacement									
		Nonnai	SD24	SD25	SD26	SD27	SD28	SD29	SD30	SD31	Direction of movement	
1	0	Fast	0	D6	D5	D4	D3	D2	D1	D0	Right	
L	<u> </u>	L]	1	D6	D5	D4	D3	D2	D1	D0	Left	

D6~D0 change with the amount of mouse displacement. (Max. 3F)

Figure 4-6-3 Explanation of Data Strings 2 Bits or Longer
6.5 SUPER NES MOUSE SPECIFICATIONS

6.5.1 ELECTRICAL SPECIFICATIONS

Operating voltage: $5 V \pm 10\%$ Current consumption: 50 mA (maximum)

6.5.2 OPERATIONAL AND ENDURANCE SPECIFICATIONS

Resolution: 50 counts/inch \pm 15% Tracking speed: 250 mm/sec (maximum) Useable Life: 5000 hours in powered state (min.) (with vertical load of 100 g and voltage of 5 V \pm 5%.) Actuators: two tact switches (guaranteed to endure at least 2.5 million engagements.)

6.5.3 DIMENSIONS

Length: 98 mm Width: 64 mm Height: 35 mm Cable length: 1.4 m Weight: approximately 140 g



Figure 4-6-4 Super NES Mouse Dimensions

Chapter 7. Using the Standard BIOS

7.1 THE STANDARD BIOS

Nintendo strongly recommends the use of the following standard BIOS with all Super NES Mouse related programming. If the standard BIOS is not used, future modifications to the mouse, the Super NES control deck, or related software, hardware, or accessories will likely impair or limit the future use and/or compatability of such non-standard programs.

The software enclosed contains a file called MOUSE.X65. This file has two subroutine programs.

1. mouse_read: reads serial data from the mouse.

2. speed_change: switches the mouse speed.

Whenever mouse_read is used, speed_change should also be used. An explanation of how to use these sub-routines is given below. Refer to"Registers" for a summary of the registers needed to use the standard BIOS, mouse_read, and speed_change. _____

7.2 MOUSE SERIAL DATA READ ROUTINE (mouse_read)

This routine is used in the same way the key data read subroutine is used with a standard controller. Mouse_read must be called as a subroutine in the main program at every frame. All information needed for using the mouse can be found in the registers shown in the figure, "Standard BIOS Output Register", on the following page. (Data is read when the mouse is connected to either connector 1 or 2.)

Cautions concerning this program:

- 1. The program, mouse_read, uses an automatic key data read function to read the serial data from the mouse. Therefore, the automatic read function must always be turned on when the standard BIOS, mouse_read, is used.
- 2. Do not call this subroutine during the automatic read (hardware read).

Refer to "Joy Controller" in the Software section of this manual to circumvent the timing problem.

3. Always use mouse_read and speed_change together. The mouse tracking speed must always be switched once immediately after connecting the mouse to the Super NES control deck, mouse_read uses speed_change to do this automatically. The paragraph titled "Super NES Mouse Speed Switching Routine" describes how to use the subroutine, speed_change.



4-7-3

7.3 SUPER NES MOUSE SPEED SWITCHING ROUTINE / speed_change (Screen cursor, OBJ and BG move speed switching)

This section describes the speed switching program, speed_change, found in the "MOUSE.X65" program (supplied on sample diskette).

Connector 1. Set the X register to "0"

Set the number corresponding to the desired speed in the mouse_sp_set0 register, where slow = 0, normal = 1 and fast = 2.

Connector 2. Set the X register to "1".

Set the number corresponding to the desired speed in the mouse_sp_set1 register.

After setting the X and mouse_sp_set0 or mouse_sp_set1 registers, call the speed_change subroutine. The speed will be switched to the desired setting in one step. (Because the mouse tracking speed can only be switched in a rotary switch fashion, the speed_change subroutine is useful when switching the speed twice; for example, to switch from "normal" to "slow".)

When the mouse tracking speed is changed, the new speed data is transmitted by the mouse, and mouse_sp0 and mouse_sp1 data are rewritten.

7.3.1 CAUTION

Do not forget to set the X and mouse_sp_set0 or mouse_sp_set1 registers.

Figure 4-7-2 Examples of Speed Switching Program Subroutine Call

Example 1

ldx	#\$00	· Connector 1
lda	#\$01	; Switch to "normal" speed
sta	mouse_sp_s	etO
jsr	speed_chang	je
Exar	nple 2	
ldx	#\$01	; Connector 2
lda	mouse_sp0	; Look at the current speed, and increase the speed
inc	a	; to the next highest setting
cmp	#\$03	
bne	change	; If the current speed is "fast", it changes to "slow"
lda	#\$00	
je		
sta	mouse_sp_s	et0

change

jsr speed_change

7.3.2 USING THE PROGRAM

Mouse_read automatically completes the above speed switching at the time the mouse is connected. (Refer to "Programming Cautions", Item 3 later in this section). If mouse_sp_set0 and mouse_sp_set1 have been cleared, then the mouse speed is "slow" when the mouse is connected.

If the mouse becomes disconnected and reconnected during a game and this program is not being used, the speed must be switched once. Mouse_read does this automatically when the mouse is re-connected. The speed setting in that case is the same as immediately before the mouse became disconnected.

If mouse_read is used, the entire process is done automatically. No additional steps need be taken. Mouse_read also constantly monitors the speed data (mouse_sp0 and mouse_sp1), thus allowing speed changes to be programmed at any time during a game.

7.4 SPEED SELECTION AND CURSOR MOVEMENT

7.4.1 Fast (10B)

The ratio of cursor displacement to mouse displacement is automatically adjusted between 6 levels, from 1:1 to 6:1. The ratio varies according to the speed the mouse is moved. When the mouse is moved slowly, the ratio is 1:1 and when the mouse is moved quickly, the ratio increases to a maximum 6:1. To move the cursor a short distance, the mouse is moved slowly. To move the cursor a long distance, the mouse is moved quickly. When the mouse is set to "fast", the cursor moves a longer distance the faster the mouse is moved so that the distance the mouse must be moved on the table is minimized.

7.4.2 Normal (01B)

The ratio of cursor displacement to mouse displacement is also automatically adjusted, as with the "fast" setting. The ratio, however, is smaller.

7.4.3 Slow (00B)

The ratio of cursor displacement to mouse displacement is 1:1. This ratio is always fixed. For example, if the cursor moves 5 cm when the mouse is moved 10 cm, then the cursor will move 10 cm when the mouse is moved 20 cm. The distance the cursor moves is always proportionate to the distance the mouse is moved whether the mouse is moved quickly or slowly. When the mouse is set to "slow", the mouse must be moved a long distance on the table to move the cursor a long distance.

Note: 00B, 01B, and 10B are the mouse_sp0 and mouse_sp1 D1 and D0 bit data.

7.5 REGISTERS

The registers required for these subroutines are as follows.

mouse_con0,	mouse_con1	Mouse connection status (indicates the con- nector to which the mouse is connected.)
mouse_y0,	mouse_y1	Mouse Y axis data for connectors 1(Y0) and 2 (Y1)
mouse_x0,	mouse_x1	Mouse X axis data for connectors $1(X0)$ and $2(X1)$
mouse_sw0,	mouse_sw1	Actuator status for connectors 1 and 2 (01H = right actuator, 02H = left actuator)
mouse_swt0,	mouse_swt1	Trigger status for connectors 1 and 2.
mouse_sp0,	mouse_sp1	Mouse speed mode for connectors 1 and 2 (00H = slow, 01H = normal, 02H = fast)
mouse_sb0,	mouse_sb1	Work register for trigger status
mouse_sp_set0,	mouse_sp_set1	For speed changes
connect_st0,	connect_st1	DS1 connection start check.
reg0l,	reg0h	Multi-purpose work register

USING THE STANDARD BIOS

****	*****	******	****	*****			
• ★ 9							
;* r	nouse.x65						
;* 9	Super NES Mouse System file						
;* N	March 11, 1	992					
;* (c) 1992 Nir	ntendo of	f America				
•*************************************	*********	*******	***************************************	**********			
.****	*****	*******	*****	*****			
, .************	******	*******	****	*****			
, :* N	Nouse Drive	er Routir	ne (Ver 1.00)				
, .************************************	******	********	****	******			
*****	*****	******	***********	******			
	db 	'STAR	T OF MOUSE BIOS'	;do not delete			
;* F	RAM Definit	tion					
;===========							
,							
reg0							
regul	ds	1	; Work registers				
regun	as	i	,				
mouse con							
mouse con0	ds	1	: Mouse connection port D	0=4016			
mouse con1	ds	1	: Mouse connection port D	D=4017			
mouse_sp_se	t						
mouse_sp_se	t0 ds	1	; Mouse speed setting (joy	1)			
mouse_sp_se	t1 ds	1	; Mouse speed setting (joy2	2)			
mouse_sp							
mouse_sp0	ds	1	; Mouse speed (joy1)				
mouse_sp1	as	1	; wouse speed (Joy2)				
mouse_y0	ds	1	; Mouse Y direction (iov 1)				
 mouse_y1	ds	1	; Mouse Y direction (joy 2)				
mouse_x0	ds	1	; Mouse X direction (joy 1)				
mouse_x1	ds	1	; Mouse X direction (joy 2)				

mouse_sw

SNES DEVELOPMENT MANUAL

mouse_sw0	ds	1	; Mouse button turbo
mouse_sw1	ds	1	; Mouse button turbo
mouse_swt			
mouse_swt0	ds	1	; Mouse button trigger
mouse_swt1	ds	1	; Mouse button trigger
mouse_sb			; Previous switch status
mouse_sb0	ds	1	,
mouse_sb1	ds	1	
cursol_x	ds	1	;Cursor X position
cursol_y	ds	1	;Cursor Y position

USING THE STANDARD BIOS

.*************************************	*****	*****
;======================================	mouse_read	
;======= ;* ;* :* INPLIT	If this routine is called every frame appropriate registers.	e, then the mouse status will be set to the
;* ;*OUTPUT	None (Mouse key read automatic	ally)
.* ; ;	Connection status (mouse_con)	D0=1 Mouse connected to Joy1 D1=1 Mouse connected to Joy2
, .*	Switch (mouse_sw0,1)	D0=left switch turbo D1=right switch turbo
, ** ;	Switch (mouse_swt0,1)	D0=left switch trigger D1=right switch trigger
•* •	Mouse movement (ball) value	0 00
•* •	(mouse_x)	D7=0 Positive turn, D7=1 Negative turn
• * • * • *	(mouse_y)	D6-D0 X movement value D7=0 Positive turn, D7=1 Negative turn D6-D0 X movement value
.***********************************	******	********

mouse_read

	php sep	#\$30	
_10	lda and bne	\$4212 #%00000001 _10	; Automatic read ok?
	ldx Ida jsr	#\$01 \$421a mouse_data	; Joy2
	lda beq	connect_st1 _20	
	jsr stz	speed_change connect_st1)

	plp		
20	rts		
_20	dex Ida jsr	\$4218 mouse_data	; joy1
	lda beq	connect_st0 _30	
30	jsr stz	speed_change connect_st0	
_00	plp rts		
mouse	e data		
	sta	reg0l	; (421a 4218 save to reg0)
	and	#%00001111	
	cmp beq	#\$01 _m10	; Is the mouse connected?
	stz	mouse_con0,x	; No connection.
	stz	mouse_x0,x	
	stz	mouse_y0,x	
	stz	mouse_sw0,x	
	stz	mouse_swt0,x	
	stz	mouse_sb0,x	
10	rts		
	lda	mouse con0 x	: When mouse is connected, speed will change
	bne	_m20	; Previous connection status ; (mouse.com judged by lower 1 bit)
	lda	#\$01	; Connection check flag on
	sta	mouse_con0,x	-
	sta	connect_st0,x	
	rts		

_m20			
	ldy	#16	; Read 16 bit data.
_m30			
	lda	\$4016,x	
	lsr	a	
	rol	mouse_x0,x	
	rol	mouse_y0,x	
	dey		
	bne	_m30	
	stz	mouse sw0 x	
	012	incuce_ene,x	
	rol	reg0l	
	rol	mouse_sw0,x	
	rol	reg0l	
	rol	mouse_sw0,x	; Switch turbo
	1.1		
	Ida	mouse_sw0,x	
	eor	mouse_sb0,x	; Get switch trigger
	one	_m40	
	stz	mouse_swt0,x	
	rts		
_m40			
	lda	mouse_sw0,x	
	sta	mouse_swt0,x	
	sta	mouse_sb0,x	
	rte		
	113		

1000

SNES DEVELOPMENT MANUAL

.****** !	*****	****	***************************************
==== ;*		Speed_change	
	=====		
* Set	speed	to mouse_sp_se	et. Give mouse port the value of x and call this routine.
;* If th	is rout	ine is called with	out setting mouse_sp_set, then the previous speed will b
ass	ignea i	to the current spe	eea. Hata will be accord to margan an
	many,	ine mouse speed	b data will be saved to mouse_sp.
; ([•* E	ie mou ni i T	se speed cannol	be set, then the error code will be set to mouse_sp.
, IINF .*	01	X-connection r	port $(X:0-iou1, 1-iou2)$
, .*		MOUSE SP S	ETO- IOV1 setting speed
, .*		MOUSE SP S	ET1= JOY2 setting speed
, * OU	TPUT		
, .*		MOUSE SP0 =	= Jov1 Mouse speed
, .*			(0=slow, 1=medium, 2=fast. \$80=error code)
, .*		MOUSE SP1 =	= Joy2 Mouse speed
, .*			(0=slow, 1=medium, 2=fast, \$80=error code)
******	******	****	***************************************
speed	d_chan	ge	
	php		
	sep	#\$30	
	lda	mouse_con,x	
	beq	_s25	
	Ide	#¢10	
	iua	#\$IU	
	oto	ragOb	
e10	sta	reg0h	
_s10	sta Ida	reg0h #\$01	
_s10	sta Ida sta	reg0h #\$01 \$4016	
_s10	sta Ida sta Ida	reg0h #\$01 \$4016 \$4016 x	· Speed change (1 step)
_s10	sta Ida sta Ida stz	reg0h #\$01 \$4016 \$4016,x \$4016	; Speed change (1 step).
_s10	sta Ida sta Ida stz	reg0h #\$01 \$4016 \$4016,x \$4016	; Speed change (1 step).
_s10	sta Ida sta Ida stz Ida	reg0h #\$01 \$4016 \$4016,x \$4016 #\$01	; Speed change (1 step). : Read speed data.
_s10	sta Ida Ida Ida stz Ida sta	reg0h #\$01 \$4016 \$4016,x \$4016 #\$01 \$4016	; Speed change (1 step). ; Read speed data. : Shift register clear.
_s10	sta Ida Ida Ida stz Ida sta Ida	reg0h #\$01 \$4016 \$4016,x \$4016 #\$01 \$4016 #\$00	; Speed change (1 step). ; Read speed data. ; Shift register clear.

	sta	mouse_sp0,x	; Speed register clear.	
_s20	ldy	#10	; Shift register read has no meaning.	
	lda dey bne	\$4016,x _s20		
	lda Isr rol	\$4016,x a mouse_sp0,x	; Read speed	
	lda	\$4016,x		
	lsr rol Ida	a mouse_sp0,x mouse_sp0,x		
	cmp beq	mouse_sp_set0 _s30),x ;Set speed or not?	
c25	dec bne	reg0h _s10	; For error check	
_320	lda sta	#\$80 mouse_sp0,x	; Speed change error.	
_\$30	plp rts			
	db	'NINTENDO SN	;do not delete.	
	db	;If user modifies ;'MODIFIED FR 'END OF MOUS	s program, then change to OM SNES MOUSE BIOS Ver1.00' SE BIOS'	;do not delete.

Chapter 8 Programming Cautions

Programs should be written so that controller input can be used from the time the power is turned on until the menu screen appears. (From the demo screen until the actual start point).

8.1 CAUTION #1

The explanation given in Chapter 6 is based on data read by the Super NES control deck. Note that the data sent by the Super NES Mouse is in negative logic, and is inverted inside the Super NES control deck. (There is a bit inversion buffer after the Super NES controller connector.)

8.2 CAUTION #2

When not using the standard BIOS, constantly check the mouse connection code, not just at start up. Take precautions to prevent problems when changing from a mouse to another input device during a game. This will protect the software from data input through other input devices. When using the standard BIOS, the mouse connection code is automatically checked constantly. If the mouse is replaced by another input device, data will not be received at that time.

This holds true for other input devices as well. If, when using a program requiring the standard controller, the programmer constantly checks that the connection code is "0000B", no errors will occur even if another input device is connected.

8.3 CAUTION #3

As mentioned earlier, the mouse speed and speed data are initially undetermined. When not using the standard BIOS, always switch the speed of the mouse once after connecting it. Otherwise, the speed data (SD10,SD11) and actual speed setting of the mouse may be different. (Although they might mismatch initially, after the speed is switched automatically or manually once, the speed data and speed setting are always in agreement.) The speed switching program should be executed before any data is transmitted by the mouse. (If the mouse becomes disconnected during a game, always run the speed switching program once immediately after re-connecting the mouse.) When using the standard BIOS, the speed switching program is run automatically whenever the mouse is connected, and no additional steps need be taken.

8.4 CAUTION #4

The standard BIOS, mouse_read, can be included in the program without modification and may be treated like a controller read routine. Call mouse_read as a subroutine.

Note that the standard BIOS, mouse_read, is designed for mouse-only software. Take caution when using a standard controller and mouse at the same time.

8.5 CAUTION #5

The standard BIOS is written entirely in the eight-bit mode. Therefore, the commands php, plp and sep are executed after it is called and before returning to the main program. They may be removed when the eight-bit and sixteen bit modes are carefully managed.

8.6 CAUTION #6

Refer to "Mouse Specifications", for mouse characteristics such as tracking speed = 250 mm/sec., when writing any software.

Note about the enclosed software:

The disk contains sample software which uses the standard BIOS (MOUSE.COM). MOUSE.COM displays data on the screen transmitted by the mouse and stored in each register. The number strings shown at the bottom represent 32-bit mouse data strings. The cursor will follow the movement of the mouse horizontally or vertically on the screen. Move the cursor to the heart symbol and push the left mouse actuator to change the cursor tracking speed.

Chapter 9 MultiPlayer 5 Specifications

9.1 INTRODUCTION TO MULTIPLAYER 5

The Super NES MultiPlayer 5 is a standard term referring to any controller or adapter used to accommodate 3 ~ 5 players. The adapter is connected to the Super NES control deck and allows up to five people to play at one time. The adapter references all controller data simultaneously, and does not give an unfair advantage to any one controller during a game. The adapter's controller ports are identical to the Super NES controller port. Therefore, many devices which can be connected to the controller port may also be connected to MultiPlayer 5.

The adapter should be equipped with a switch which is user selectable between a 2 player (2P) mode and a 5 player (5P) mode (for three to five players). When the adapter is in the 2P mode, the software treats MultiPlayer 5 controller port #2 as an extension of controller port #2 of the Super NES control deck. A BIOS is provided on 3.5" diskette to read the multiple controller data input to MultiPlayer 5.

This chapter describes how data is read from peripheral devices connected to MultiPlayer 5. For reliable operation, the supplied BIOS should always be used. Refer to the following chapter for details on the supplied BIOS.

There are no standard entries that are required in manuals provided with games that use MultiPlayer 5. However, the manual should explain how to connect and operate MultiPlayer 5 when playing a multi-player game. A MultiPlayer 5 logo is available for use on packaging and advertising. The logo artwork may be obtained through the NOA Licensing Department.

9.2 HARDWARE CONNECTIONS

The figure below demonstrates a typical hardware arrangement using the Super NES control deck and a MultiPlayer 5 device.



Figure 4-9-1 MultiPlayer 5 Device Hardware Connections

The MultiPlayer 5 device is connected to the Super NES control deck through controller port #2. The MultiPlayer 5 device should not be used with controller port #1 of the control deck. This should be carefully explained and addressed in all software and related manuals.

9.3 MODES OF OPERATION

Each MultiPlayer 5 device is equipped with a switch for changing between the 2P and 5P modes. The function of this switch is demonstrated in the table below.

		2 PLAYER MODE			E	5 PLAYER MODE			
PIN #	SYMBOL		EXPANSION CONNECTORS				EXPA CON	NECT	ON FORS
		2	3	4	5	2	3	4	5
1	+5V	Х				х	X	Х	х
2	CUP	Х				Х	x	х	х
3	OUT0	Х				X	х	х	Х
4	D0	Х		NC		X	x	х	Х
5	D1	х							
6	PP	х					N	10	
7	GND	Х				Х	X	x	Х
Adapter Connection Status Detection			N(AVAIL	OT _ABLE			AVAII	_ABLI	-

X = Connected NC = Not Connected

 Table 4-9-1
 MultiPlayer 5 Switch Function

9.3.1 TWO PLAYER MODE

In the 2P mode, only controller port #2 of the MultiPlayer 5 device can be used. In this mode, MultiPlayer 5 controller port #2 performs the same functions as controller port #2 of the Super NES control deck.

9.3.2 FIVE PLAYER MODE

In the 5P mode all connectors of the MultiPlayer 5 device can be used. This permits up to 5 players to play a game at one time (counting controller port #1 of the Super NES control deck).

9.4 PROGRAMMING CAUTIONS FOR COMPATIBLE SOFTWARE

9.4.1 CAUTION #1

Games should be programmed to use the MultiPlayer 5 device only when the device is connected to controller port #2 of the Super NES control deck. Games should display the following warning message and the program should halt, when the MultiPlayer 5 device is connected to controller port #1 of the Super NES control deck and the MultiPlayer 5 is in the 5P mode.

"The Super NES MultiPlayer 5 Adapter must be connected to Controller Socket #2."

9.4.2 CAUTION #2

Games should be programmed so that game play can be continued if the MultiPlayer 5 or one of the devices connected to it becomes disconnected.

9.4.3 CAUTION #3

The Super NES Super Scope can not be used with the MultiPlayer 5. The following error message should be displayed and the program should halt if the Super NES Super Scope is connected to the MultiPlayer 5 using the 5P mode.

"The Super NES MultiPlayer 5 Adapter is not designed for use with the Super NES Super Scope."

9.4.4 CAUTION #4

The Super NES Mouse can not be used with the MultiPlayer 5. The following error message should be displayed and the program should halt if the Super NES Mouse is connected to the MultiPlayer 5 using the 5P mode.

> "The Super NES MultiPlayer 5 Adapter is not designed for use with the Super NES Mouse."

9.4.5 CAUTION #5

Use the supplied BIOS whenever possible to ensure hardware and software compatibility. If a custom BIOS is used, read connector #2 and #3, followed by connector #4 and #5; because PP7 changes from a logic 0 to 1 slowly. Refer to "Reading Data" on the following page.

9.4.6 CAUTION #6

Programs can not detect whether the MultiPlayer 5 is connected when the MultiPlayer 5 is in the 2P mode.

9.4.7 CAUTION #7

Software should be evaluated using the MultiPlayer Development Assembly prior to submission. This assembly may be obtained through the NOA Parts Department. Refer to "Super NES Parts List" in the "Supplemental Information" section of this manual.

9.4.8 CAUTION #8

When using the MultiPlayer 5 with the supplied BIOS, use caution in the order of the BIOS call (refer to "Supplied BIOS Execution" in the following chapter).

9.5 READING DATA

9.5.1 STANDARD CONTROLLER CONNECTED (5P MODE)

When the MultiPlayer 5 is in the 5P mode, data from the four connected controllers is read in two groups; controllers 2 and 3, and controllers 4 and 5. Data from each of these groups is read in parallel starting from <4017H> D0 and D1. The bit at PP7 (<4201H> D7) is used to switch between the two groups. The normal condition of PP7 is 1. If changed to 0, it should be set back to 1 immediately.

PP7 = 1	Read controller 2 data from <4017H> D0
	Read controller 3 data from <4017H> D1
PP7 = 0	Read controller 4 data from <4017H> D0
	Read controller 5 data from <4017H> D1

9.5.1.1 READ TIMING

Read timing is demonstrated in the figure below.





9.5.1.2 DATA FORMAT

 The following table lists the MultiPlayer 5 data format when controllers are connected to connectors 2 through 5. An asterisk (*) is used to show that the indicated data is 0 when that controller is not connected.

1	Output "1" in advance to PP7 (<4201H> D7) Change OUT0 (<4016H> D0) from "0" to "1" to "0"						
2		Content of <4017H>					
	:	D7~D2	D1	D0			
	<4017H> 1st read	undefined	Controller 3 B button	Controller 2 B button			
	<4017H> 2nd read	undefined	Controller 3 Y button	Controller 2 Y button			
	<4017H> 3rd read	> 3rd read undefined Controller 3 select buttor		Controller 2 select button			
				•			
	· · ·		•	•			
	<4017H> 15th read <4017H> 16th read <4017H> 17th read	undefined undefined undefined	0 0 1 (*)	0 0 1 (*)			
3	Change the output go	the output going to PP7 (<4201H> D7) from "1" to "0"					
4 <4017H> 18th read undefined Controller 5 B button Controller 4				Controller 4 B button			
	<4017H> 19th read	undefined	Controller 5 Y button	Controller 4 Y button			
	<4017H> 20th read	undefined	Controller 5 select button	Controller 4 select button			
	•	•					
	•	•	· ·	· ·			
	<4017H> 32nd read <4017H> 33rd read <4017H> 34th read	undefined undefined undefined	0 0 1 (*)	0 0 1 (*)			
5	After controller data has been read, change the output to PP7 (<4201H>D7) from "0" to "1"						

Table 4-9-2 MultiPlayer 5 Data Format

9.5.2 PERIPHERAL DEVICE CONNECTIONS

The MultiPlayer 5 connectors are identical in shape to the controller ports of the Super NES control deck. Peripheral devices other than controllers can be connected. However, some types of devices are not compatible with the MultiPlayer 5.

9.5.2.1 INCOMPATIBLE DEVICES

The following devices cannot be used with MultiPlayer 5 except for those devices marked with an asterisk (*), which can be used only when MultiPlayer 5 is in the 2P mode. If any of the devices marked with an asterisk (*) are used when MultiPlayer 5 is in the 5P mode, they either will not operate or may not operate normally.

- 1*. Any device which uses <4016H> D1 or <4017H> D1 for its data read.
- 2*. Any device which uses <4201H> or <4213H>.
- 3. Any device with an electrical consumption of 17mA or more per unit.
- 4*. Any device which detects a CUP signal while OUT 0 is "1".
- 5. Any device which transmits data while OUT 0 is "1".
- 6. Any adapter used to connect other devices.

Examples of devices which can not be used with MultiPlayer 5:

Super NES mouse (for reason 3). Super NES Super Scope (for reason 2) MultiPlayer 5 (for reason 6)

9.5.2.2 DISSIMILAR DEVICES

Dissimilar devices can be used simultaneously as long as any one device is not contained in the previous incompatibility list. Differences in data composition and length between the various devices will not result in any problems. An example of data read timing for dissimilar devices is provided below.



Device A = Connector 2	Device C = Connector 4
Device B = Connector 3	Device D = Connector 5

Figure 4-9-3 Data Read Timing for Dissimilar Devices

When the data length between two devices that are read in parallel is different, the excess part (shaded) is read in with no data. The above setting is only one example and all four devices do not need to be connected.

9.6 IDENTIFYING DEVICES CONNECTED TO MULTIPLAYER 5

9.6.1 SIGNATURES

Nintendo has a standard for each "signature" which allows software to detect the type of device connected. Software uses the signature to select the appropriate operations mode and menu for the connected device and to inhibit data from being read from incompatible devices.

The peripheral device signature is contained in bits 13 ~ 16 of the OUT 0 latch pulse (<4016H> D0 WR) when read serially from <4016H> D0 (<4017H> D0). Refer to the chapter "CPU Registers" in book 1 for more information concerning these registers.

The signature for a standard controller is 0000. Refer to device programming documentation for the signature of other devices.

9.6.2 MULTIPLAYER 5 SIGNATURE

MultiPlayer 5 simply passes on the signature codes for devices connected to controller ports $2 \sim 5$ and does not have a signature code of its own. However, the following procedure will verify that MultiPlayer 5 is connected. When performing this procedure, it does not matter whether or not a device is connected to MultiPlayer 5 controller ports $2 \sim 5$.

- 1. Output "1" to register <4016H> D0.
- 2. Read register <4017H> D1 eight times and verify that it is "11111111 (FFH)".
- 3. Output "0" to register <4016H> D0.
- 4. Read register <4017H> D1 eight times and verify that it is not "11111111 (FFH)".

If items 1~4 are all satisfied, MultiPlayer 5 is connected to controller port #2 of the Super NES control deck and the 2P/5P mode switch is in the 5P mode. The Super NES cannot detect if MultiPlayer 5 is connected when MultiPlayer 5 is in the 2P mode. To verify that MultiPlayer 5 is connected to controller port #1 of the Super NES control deck, complete the same test procedure using register <4016H> D1.



9.7 MULTIPLAYER 5 SCHEMATIC DIAGRAM



4-9-10

9.8 READING CONTROLLER DATA

In order to understand the process by which MultiPlayer 5 data is read, the user must first understand the method by which normal controller data is read. This method is described in the following paragraphs.

9.8.1 CONTROLLER DATA STORAGE

Controller data is stored at <4218H> ~ <421BH> in the Super NES CPU. This data, originally transmitted in serial form by the controller, has been automatically expanded by the CPU internal hardware. The controller automatic read function operates during the PPU V-blank period. Therefore, the controller status for the previous V-blank is stored at <4218H> ~ <421BH>. Refer to "Joy Controller" in the "Software" section of this manual.

Note: Super NES CPU registers <421CH> ~ <421FH> are provided for expansion of controller data storage. However, no data is stored in this area by MultiPlayer 5 and data held by these registers is ignored.

In addition to reading controller and other external device data automatically, the Super NES can read data serially using software. Data can also be read using a combination of the automatic read function (up to16 bits) and software (from the 17th bit).

9.8.2 CONTROLLER I/O PORTS

There are four Super NES I/O ports used for reading controller (or peripheral device) data in serial format.

9.8.2.1 REGISTER <4016H> (D0, D1 READ)

Bits D0 and D1 of this register read peripheral devices connected to controller port #1 of the Super NES control deck.

9.8.2.2 REGISTER <4017H> (D0, D1 READ)

Bits D0 and D1 of this register read peripheral devices connected to controller port #2 of the Super NES control deck.

9.8.2.3 REGISTER <4016H> (D0 WRITE)

This is the controller shift registers' parallel load control.

9.8.2.4 REGISTER <4201H> (D6, D7 WRITE)

Bit D6 enables serial output for controller port #1 and bit D7 enables serial output for controller port #2.

9.8.2.5 REGISTER <4213h> (D6, D7 READ)

Bits D6 and D7 read inputs from the parallel I/O ports.

Only specially designed devices allow data input from registers <4016H> bit D1 and <4017H> bit D1. When a controller is used by itself (directly connected to the Super NES), this data is undefined.

The following figure demonstrates a valid controller data string. The shaded area indicates data that is automatically read.

В	×7				ວບວ	300	- JU/
Button	Y Button	SL	ST	UP	DN	LEFT	RIGHT
SD8	SD9	SD10	SD11	SD12	SD13	SD14	SD15
A Button	X Button	L Button	R Button	0	Signa 0	ature 0	0
SD16	SD17	SD18	SD19	SD20	SD21	SD22	SD23
1 NOT USED							
	SD8 A Button SD16 1	SD8SD9AXButtonButtonSD16SD1711	SD8SD9SD10A ButtonX ButtonL ButtonSD16SD17SD1811	SD8SD9SD10SD11A ButtonX ButtonL ButtonR ButtonSD16SD17SD18SD19 NC1III	SD8 SD9 SD10 SD11 SD12 A X L R Button Button Button 0 SD16 SD17 SD18 SD19 SD20 1 NOT USED	SD8 SD9 SD10 SD11 SD12 SD13 A X L R Signa Button Button Button 0 0 SD16 SD17 SD18 SD19 SD20 SD21 1 NOT USED 1 Item (State	SD8 SD9 SD10 SD11 SD12 SD13 SD14 A X L R Signature Button Button Button 0 0 0 SD16 SD17 SD18 SD19 SD20 SD21 SD22 1 NOT USED Item of the second secon

Figure 4-9-4 Valid Controller Data String

The data for each button is transmitted as "1" when pressed and "0" when not pressed. The SD16 data bit is used to verify a controller is connected. A controller is connected to the port when the signature code is 0000 and SD16 = 1. When the controller is not connected, the signature code is 0000 and SD16 = 0.

Chapter 10 MultiPlayer 5 Supplied BIOS

Super NES hardware and any MultiPlayer 5 program which does not use the supplied BIOS may not be fully compatible. (When any minor hardware changes are made in the future, maintaining the compatibility at the BIOS level will have the first priority.)

The enclosed diskette includes the following two files, which compose the BIOS program.

- M_CHECK.X65, Version X.XX
- MULTI5.X65, Version X.XX

10.1 FILE DESCRIPTION

The file "M_CHECK.X65" determines whether a MultiPlayer 5 device is connected to the Super NES. The file "MULTI5.X65" reads controller data for 5 players. The diskette contains the following 8 files. These files were written using the Super NES Emulator development system.

10.1.1 BIOS FILES

- MULTI5. X65
- M_CHECK. X65

10.1.2 SAMPLE PROGRAM FILES

- TEST. X65
- INIT. X65
- FONT. X65
- MAKE. BAT
- TEST. ISX
- TEST.COM

10.2 SAMPLE PROGRAM EXECUTION

The enclosed disk also contains a sample program for checking MultiPlayer 5 operations. Using the MAKE file on the enclosed disk, run the program using the Super NES Emulator development tool or the EPROM evaluation board (1Mbit or larger capacity).

10.2.1 OPERATION PARAMETERS

Assign the following parameters when running the sample program.

Memory map mode:	20 mode
Memory bank to be used:	Bank 00, 80H
Use the high speed mode:	(3.58 MHz)

10.2.2 SAMPLE PROGRAM UTILIZATION

When power is applied, the program displays the button engagement status of the connected controller(s). The program displays a different number of controllers depending on whether the MultiPlayer 5 is in the 5P mode or the 2P mode. Button names are not displayed when a controller is not connected. An error message is displayed when the adapter is connected to controller port #1 of the Super NES control deck. The program proceeds through the following display format when the Su-

per NES reset button is pressed.





10.3 SUPPLIED BIOS EXECUTION

The supplied BIOS program assumes it is running in synchronization with the Super NES PPU's NMI interrupt. The program uses the Super NES CPU controller data automatic read function, so the automatic read function must be enabled when the BIOS is called (<4200H> D0=1).

The data for 5 controllers is read when the BIOS is called with the automatic read function enabled. Since the supplied BIOS uses the automatic read function, the BIOS can not be called more than once per frame (the period from one automatic read to the next automatic read).

In this BIOS, the OUT0 signal is controlled by the Controller Automatic Read function. The user must ensure that the BIOS is called in the proper order. After the Super NES CPU Automatic Read period (215 μ s from the start of NMI), call "MULTI5.ASM (X65)" followed by ""M_CHECK.ASM (X65)". The BIOS must be called in this order for proper operation.

10.4 SUPPLIED BIOS OUTPUT REGISTER

M_CHECK.X65



MULTI5.X65

	D15	D14	D13	D12	D11	D10	D9	D8
_	в	Y	SE	ST	UP	DN	LT	RT
con5 (16-bit)	D7	D6	D5	D4	D3	D2	D1	D0
· · ·	A	х	L	R	0	0	0	0

Controller 5 Button Information

The same format is used for con4~con1 (16 bits each).

- con 4 = Controller 4
- con 3 = Controller 3
- con 2 = Controller 2
- con 1 = Controller 1 (Super NES controller port #1)



D0 is xxx00000 when no device is connected to the Super NES controller port. D0 is xxx00001 when a controller is connected. D0 is undefined for all other devices.

The same format is used for sgn4~sgn1(8 bits each).

sgn 4: Connector 4 sgn 3: Connector 3 sgn 2: Connector 2 sgn 1: Connector 1 (Super NES controller port #1)

10.5 SUPPLIED BIOS CAUTIONS

10.5.1 CAUTION #1

MULTI5.X65 reads data under the assumption that MultiPlayer 5 is in the 5P mode with all 4 controllers connected and that a controller is connecter to controller port #1 of the Super NES control deck. Therefore, if Multi-Player 5 is not connected or a device other than a controller is connected, the contents of con1~5 are invalid. Refer to status obtained by M_CHECK.X65 and data in sgn1~5 to check the status of device connections.

10.5.2 CAUTION #2

Since the supplied BIOS uses the automatic read function, the BIOS can not be called more than once per frame (the period from one automatic read to the next automatic read). Do not overlap the execution of the BIOS with the automatic read execution period (about 215 μ s from the start of the NMI). Refer to the chapter "Joy Controller" under "Software" in this manual.

10.5.3 CAUTION #3

Nintendo does not assume responsibility for any problems which arise from using all or part of this BIOS. Developers should use the BIOS only after fully understanding its operations and usage.

10.5.4 CAUTION #4

Change the BIOS end code, at the end of the BIOS, when partial changes are made to the BIOS. This is demonstrated below.

• M_CHECK.X65

"NINTENDO SHVC MULTI5 CONNECT CHECK Ver X.XX" ⇒"MODIFIED FROM SHVC MULTI5 CONNECT CHECK Ver X.XX"

• MULTI5.X65

"NINTENDO SHVC MULTI5 BIOS Ver X.XX"

⇒ "MODIFIED FROM SHVC MULTI5 BIOS Ver X.XX"

10.5.5 CAUTION #5

When consecutively calling "MULTI5.ASM (X65)" AND "M_CHECK.ASM (X65)", the user must call "MULTI5.ASM (X65)" first to ensure the expected results.

10.6 MULTIPLAYER 5 SUPPLIED BIOS PROGRAM LISTINGS

The following are program listings contained on the MultiPlayer 5 Supplied BIOS diskette. These programs are in the I.S. assembler format. [M_CHECK.X65] **ON816** PUBALL ASSUME 0,0 **MEM16** macro **ON16A** endm MEM8 macro OFF16A endm IDX16 macro **ON16** endm IDX8 macro OFF16I endm ***** MultiPlayer connection check routine ver x.xx Date © 199x Nintendo ******** BANK80 GROUP 080H MultiPlayer connection check BIOS start code Please do not delete this code _____ **'START OF MULTI5 CONNECT CHECK'** DB RAM define table ______ BANKEQU GROUP 0 **EXTERN** status **EXTERN** reg0l,reg0h,reg1l,reg1h c_ad1 EQU 4016H c ad2 EQU 4017H
BANK80	GROUP	080H			
.********** ;	*****	*******	***************************************		
• • •********	MultiPlaye		on check ver x.xx		
; : (Caution	١	**************************************			
; Contents	s of register	A, B, X, Y	will be destroyed after this routine.		
; check_mp	ba				
	PHP				
	IDX8				
	MEM8				
	SEP	#30H			
	SIZ	.status			
; <automat< td=""><td>tic controller</td><td>read enat</td><td>oled?></td></automat<>	tic controller	read enat	oled?>		
_c00		404011			
		4212H			
		#UIH			
	BINE				
; <determi< td=""><td>ne if MPA is</td><td>connecte</td><td>d or not?></td></determi<>	ne if MPA is	connecte	d or not?>		
	STZ	c_ad1	;output "0" to out0		
	LDA	#01H			
	STA	c_ad1	;output "1" to out0		
	LDX	#08H			
_c10					
	LDA	c_ad1			
	LSR	A			
	LSR	A			
	ROL	.reg0h	;read d1 of 4016h and store it to reg0h		
	LDA	c_ad2			
	LSR	A			
		A	wood did of 4017b and stows it to word b		
	RUL	.reg in	;read d1 of 4017h and store it to reg1h		
		o10			
	DINE	_010			
	STZ	c_ad1	; output 0 to out0		
	LDX	#08H			
_c20					
	LDA	c_ad1			
	LSR	А			
	LSR	А			
	ROL	.reg0l	;read d1 of 4016h and store it to reg0l		
	LDA	c_ad2			

Γ

	ISB	Δ	
	ISB	Δ	
		rogil	read d1 of 4017b and store it to reall
		Jegn	, lead of of 401711 and stole it to regin
	DEX	- 00	
	BNE	C20	
; <detern< td=""><td>nine if specia</td><td>al device or</td><td>MPA is connected?></td></detern<>	nine if specia	al device or	MPA is connected?>
, ; <check< td=""><td>controller p</td><td>ort1></td><td></td></check<>	controller p	ort1>	
•	LDA .	.rea0h	
	CMP	#OFFH	·ls reg0h=\$FF?
	BNE	c30	: YES->determine if MPA or special device
	DINE	_000	; NO > branch, shock connection on part?
		ro~01	, NO->DIANCH, CHECK CONNECTION ON PORZ
		.regui	
	CMP	#UFFH	is regui=⊅FF?
	BEQ	C30	; YES->special device connected to port1, ji
			; NO->MPA connected to port1, set status
	LDA	#80H	
	STA	.status	
; <check< td=""><td>controller p</td><td>ort2></td><td></td></check<>	controller p	ort2>	
_c30			
	LDA	.reg1h	
	CMP	#0FFH	;ls reg1h=\$FF?
	BNE	c40	: YES->determine if MPA or special device
		_	NO->branch and return from routine
		.rea1l	,
	CMP	#OFFH	'ls reall=\$FF?
	BEO	c40	: VES->special device connected to port? r
		_040	NO->MPA connected to port? sot status
		#4011	, NO->INFA connected to portz, set status
		#40H	
	OHA	.status	
	SIA	.status	
_c40	_		
	PLP		
	RTS		
:======			
;	MultiPlay	er connectio	on check routine version x.xx
;	(Caution))	
,	When this	s routine is	used as is, please don't delete this code.
•	If this rou	itine is modi	fied, please use the following code instead
•	'MODIFIE	ED FROM S	HVC MULTI5 CONNECT CHECK VER x.xx'
, ,			
•******* ,	************	· · · · · · · · · · · · · · · · · · ·	*****
	DB	'NINTEN	NDO SHVC MULTI5 CONNECT CHECK Ver1

MULTIPLAYER 5 SUPPLIED BIOS

MultiPlayer BIOS end code Please do not delete this code DB 'END OF MULTI5 CONNECT CHECK'

END

SNES DEVELOPMENT MANUAL

	×651	<u>ىكىرە سىرە ئىنىتىنى سىرىمە م</u>	,
		0.0	
	ASSUME	0,0	
	ONITEA		
	ONTOA		
	enum		
	ondm		
	maaro		
IDATO			
	ondm		
	macro		
	OFE16		
	endm		
.*******	GIIUIII ************	******	***********
, *********	****	******	***********
•	MultiPlayer	driver rou	itine ver x xx
,	Date		
•	© 199x Nin	tendo	
, .********	****	*****	***********
*********	*****	*****	************
; (Caution	ı)		
; 1. Enabl	e controller a	utomatic i	read when read_mpa routine is used.
; 2. This E	BIOS is for the	e standard	d controller only.
; 3. This E	BIOS is called	d once eve	ery frame.
; BANKRO		ററെപ	
DAIMAOU	GHOUP	00011	
:======	============	=======	
•	MultiPlayer	BIOS sta	rt code
•	Please do r	not delete	this code
;======			
	DB	'START	OF MULTI5 BIOS'
;======		========	
; 	RAM define	e table	
, BANKEO	U GROUP	0	
	ORG	0010H	
status	DS	1	: status of device connection
			,
con5	DS	2	;status of controller #5 (MPA #4)

			물건물 방법은 것이 다 방법을 다 한 것이라고 한 것 같아요. 또한 것 같아요.
con4	DS	2	status of controller #4 (MPA #3)
con3	DS	2	status of controller #3 (MPA #2)
con2	DS	2	status of controller #2 (MPA #1)
con1	DS	2	status of controller #1 (front connector #1)
sgn5	DS	1	;signature of controller #5 (MPA #4)
sgn4	DS	1	;signature of controller #4 (MPA #3)
sgn3	DS	1	;signature of controller #3 (MPA #2)
sgn2	DS	1	(Signature of controller #2 (MPA #1)
sgni	05	I	;signature of controller #1 (front connector #1)
rea0l	DS	1	: Work register
reg0h	DS	1	: Work register
reg11	DS	1	; Work register
reg1h	DS	1	; Work register
-			
c_ad1	EQU	4016H	
c_ad2	EQU	4017H	
BANK	80 GROUP	080H	
•***** 1	*****	******	************
; (Cau	ition)		
; Con	tents of register	· A, B, X, Y	will be destroyed after this routine.
; road	mpa		
Teau_	рнр		
	MEM8		
	SEP	#30H	
	STZ	<status< td=""><td></td></status<>	
; <auto< td=""><td>omatic read of c</td><td>ontroller da</td><td>ta enable?></td></auto<>	omatic read of c	ontroller da	ta enable?>
_10			
	LDA	4212H	
	AND	#01H	
	BNE	_10	
'estor	e data of contro	oller #15	
,	LDA	4219H	
	STA	con1+1	
	LDA	4218H	
	STA	con1	;store data of controller #1 to con1 (1 bvte)
	AND	#0FH	
	STA	sgn1	
	LDA	c_ad1	

SNES DEVELOPMENT MANUAL

LSR	A	adama damaticus of a status list of the status
HOL	sgn1	store signature of controller #1 to sgn1
<pre>:<store control<="" data="" of="" pre=""></store></pre>	ller #9 and	#3>
	421RH	
CDA QTA	$r_{0}n_{1}$	
		store data of controller #2 to con2
		SINE VALA OF CONTINUET #2 10 CONZ
	#UF∏ ean?	
	synz ⊿21⊑⊔	
	-12150	
	2010+1 201⊑⊔	
	-121EM	store data of controller #3 to con?
		, SIGE GALA OF CONTOUNER #3 (U CONS
	#0ΓΠ ean?	
	പ പ	
ROI	san2	store signature of controller #2 to san2
	A	, store signature of controller #2 to syll2
ROI	san3	store signature of controller #3 to son3
	59.10	, core eignature or controller no to syrio
; <output "0"="" pp7="" to=""></output>		
LDA	#7FH	
STA	4201H	
; <read and="" data<="" store="" td=""><td>of controll</td><td>er #4 and #5></td></read>	of controll	er #4 and #5>
LDY	#10H	
_20		
LDA	c_ad2	
MEM16		
REP	#20H	
LSR	А	
ROL	con4	;store data of controller #4 to con4
LSR	А	
ROL	con5	store data of controller #5 to con5;
MEM8		
SEP	#20H	
DEY		
BNE	_20	
LDA	con4	
AND	#0FH	
STA	sgn4	
LDA	con5	
AND	#0FH	
STA	sgn5	

	LDA LSR ROL LSR ROL	c_ad2 A sgn4 A sgn5	;store signature of controller #4 to sgn4 ;store signature of controller #5 to sgn5
;< output '	"1" to PP7> LDA STA	#0FFH 4201H	
	PLP RTS		
;======= :	MultiPlaver	driver rou	======================================
· · · · ·	(Caution) When this r If this routir 'MODIFIED	routine is une is modif PROM S	used as is, please don't delete this code. fied, please use the following code instead. HVC MULTI5 BIOS Ver x.xx'
, , , , , , , , , , , , , , , , , , ,	(Caution) When this r If this routir 'MODIFIED	outine is u ne is modif FROM S 'NINTEN	used as is, please don't delete this code. fied, please use the following code instead. HVC MULTI5 BIOS Ver x.xx'
· * * * * * * * * * * * * * * * * * * *	(Caution) When this r If this routir 'MODIFIED DB MultiPlayer Please do r	outine is u ne is modif FROM S 'NINTEN BIOS enco not delete	used as is, please don't delete this code. fied, please use the following code instead. HVC MULTI5 BIOS Ver x.xx' IDO SHVC MULTI5 BIOS Ver x.xx'
· · · · · · · · · ·	(Caution) When this r If this routir 'MODIFIED DB MultiPlayer Please do r	outine is une is modif FROM S 'NINTEN BIOS enconot delete	used as is, please don't delete this code. fied, please use the following code instead. HVC MULTI5 BIOS Ver x.xx' IDO SHVC MULTI5 BIOS Ver x.xx' d code this code

END

10.7 MULTIPLAYER DEVELOPMENT ASSEMBLY

Nintendo has created a breadboard for evaluation of MultiPlayer 5 programs. This breadboard is manufactured according to the standard MultiPlayer 5 circuit specifications and is the standard evaluation tool for MultiPlayer 5 programs. All master programs should be tested using this device prior to submission for approval.

Nintendo also uses this breadboard to test for proper operation as part of lot checks.

If the breadboard is desired for program development, contact the NOA Parts Department at (800) 531-4048. Ask for the MultiPlayer Development Assembly.

Chapter 1. Super NES Parts List

Part #	Description	Remarks
22945	Control Deck (SNS)	
21/12	Control Deck (SFX)	
25306	GPK Super Mario World (SNS)	
21/13	Cable AV (Storee) (ACC)	
23009	AC Adapter (SEX)	
21715	Cable BGB	
23090	Cable S-VHS (ACC)	
22424	Cable AV Mono	
21943	IC D411 CIC	
25100	IC D413 CIC (PAL)	
21326	RAM S-WRAM 1M SNS/SHVC Custom	
22423		
22939	Housing GPK Front (SNS)	
22940	Housing GPK Back (SNS)	
21940	Housing GPK Floht (SFX)	
7879	Screw GPK M2x5.9	
22536	PCB SHVC-1A0N (bare)	
22537	PCB SHVC-1A1B (bare)	
22538	PCB SHVC-1A3B (bare)	
22539	PCB SHVC-1A5B (bare)	
22540	PCB SHVC-1B0N (bare)	
24468	PCB SHVC-1B5B (bare)	
26424	PCB SHVC-1K1B (bare) (Super Mario Kart)	
27441 28761	PCB SHVC- 4PV5B Evaluation Kit	25 PCBs 25 PCBs
22427	PCB Assy SHVC- 2P3B	25 F 005
21945	PCB Assy SHVC- 1P0N	
24470	PCB Assy SHVC- 2Q5B	
25474	PCB Assy SHVC-4PV5B	
26011	PCB Assy SHVC-2QW5B	
28626	PCB Assy SHVC-8PV5B	
28760	PCB Assy SHVC-4QVV5B PCB Assy SHVC-1RA3B6S	
33366	PCB Assy SHVC-4PV7B	
32321	PCB Assy SHVC-8X7B	
22410	Multi Checker SFX	
27124	Multi Checker (20/21 Modes)	
22742	EPROM 64K MBM27C64 Fujitsu (blank)	
22743	EPROM 128K MBM27C128 Fujitsu (blank)	
22/44	EPROM 266K MBM27C256 Fujitsu (blank)	
22/45	EPROVI 512K WBW2/0512 FUJITSU (DIANK)	
22140	EPROM 2M ELLITSU MEM 27C2001 (blank)	
22740	EPROM 4M TO574000D Tashiba (blank)	
22143		

FOR PARTS ORDERS CALL: 1-800-531-4048

SNES DEVELOPMENT MANUAL

.

21283 Connector Expansion 28 Pin Male (SFX) 22771 Connector Expansion 28 Pin Female 26882 Super NES Emulator-SE 21321 IC RF5A22 CPU SHVC 21322 IC RF5C77 PPU1 SHVC 21323 IC RF5C77 PPU2 SHVC 22943 DSP1 23864 RAM 64K - S, Low Power Small 23868 RAM 256K - S, Low Power Large 23868 RAM 256K - S, Low Power Large 237448 Multiplayer Development Assy 24966 Super NES Development Manual, Book 1 27457 Super NES Development Manual, Book 2

INDEX (Book I)

A

Absolute Addressing 1-17-4 Absolute Multiplication 1-15-1 Addition/Subtraction Screen 1-7-1 ADSR Mode 2-7-3 Audio Processing Unit 1-22-1

B

BG Mode 1-3-1, 1-27-3 Bit Rate Reduction 2-2-1 Brightness 1-27-1 BRR 2-2-1, 2-7-9 BRR Filter 2-2-1, 2-2-2 BRR Filter Number 2-2-1 BRR Format 2-2-1 BRR Range 2-2-1, 2-2-2

С

CG-RAM 1-8-1, 1-27-11 Channels 1-17-1 Clock Speed 1-21-1 Color Constant 1-7-2 Color Constant Addition/Subtraction 1-7-5, 1-9-1 Color Generator RAM 1-22-2 Colors 1-2-1 Controller 1-13-1, 1-14-1 CPU Clock 1-21-1

D

Data Bank Register 3-3-2, 3-4-5, 3-4-8 Data Transfer 1-17-1 Direct Page Flag 2-8-7 Direct Register 3-4-8 Direct Select 1-27-16 Division 1-15-1 DMA 1-13-1, 1-17-1 DMA, General Purpose 1-13-1, 1-17-1

E

Echo Delay 2-7-9 Echo Enable 2-7-8 Echo Feed-Back 2-7-9 Echo Filter Coefficients 2-7-1 Echo Start Address 2-7-9 Emulation Mode 3-1-1, 3-2-1 Expanded Connector 1-13-1 ExtBG Mode 1-5-1, 1-27-19 External Latch Flag 1-27-22, 4-1-3 External Synchronization 1-27-19

F

Fixed Color Addition 1-6-1

G

Gain Mode 2-7-3

Η

H-Blank 1-17-4 H-DMA 1-6-1, 1-12-1, 1-17-1 Horizontal Blanking 1-1-2

I

Indirect Addressing 1-17-4 Interface 1-14-1 Interlace 1-1-1, 1-1-2, 1-18-1 Interrupt 1-16-1 IPL ROM 2-1-1

J

Joy Controller Enable 1-28-1

M

Main Screen 1-7-1, 1-7-5 Mode 20 1-21-3 Mode 21 1-21-4 Mosaic 1-4-1, 1-27-3 Multiplication 1-27-20

Ν

Native Mode 3-2-1 NMI 1-13-1

0

OAM Priority Rotation 1-27-2 Object Attribute Memory 1-22-2, 1-27-2 Object Size 1-27-1

Р

Pallets 1-2-1 Priority 1-2-1 Priority Order 1-20-2 Processor Status Register 3-9-2 Programmable I/O Port 1-14-1, 1-28-1 Program Bank Register 3-3-3, 3-4-7 Program Counter 3-3-3 Program Status Word 2-8-6

R

Resolution 1-3-1, 1-18-1

S

Screen Addition/Subtraction 1-6-1, 1-7-5, 1-9-1 Screen Repetition 1-27-4 Scroll 1-12-1 Scroll, Vertical Partial 1-12-1 Sony SPC700 2-8-1 Stack Pointer 3-3-3 Sub Screen 1-7-1, 1-7-5 Synchronization 1-16-1

Т

Timer 1-16-1 Timer Enable 1-28-1 Transparency 1-7-2 Two's Complement 1-10-1

V

Vertical Blanking 1-1-2

W

Window 1-6-1, 1-12-1, 1-27-12 Window Logic 1-27-13

INDEX (Book II)

COMMANDS/INSTRUCTIONS

ADC Rn 2-2-6, 2-9-3 ADC #n 2-2-6, 2-9-4 ADD Rn 2-2-6, 2-9-5 ADD #n 2-2-6, 2-9-6 ALT1 2-2-8, 2-9-7 ALT2 2-2-8, 2-9-8 ALT3 2-2-8, 2-9-9 AND Rn 2-2-7, 2-9-10 AND #n 2-2-7, 2-9-11 ASR 2-2-7, 2-9-12 ATTITUDE 3-5-22 BCC e 2-2-7, 2-9-14 BCS e 2-2-7, 2-9-16 BEQ e 2-2-7, 2-9-18 BGE e 2-2-7, 2-9-20 BIC Rn 2-2-7, 2-9-22 BIC #n 2-2-7, 2-9-23 BLT e 2-2-7, 2-9-24 BMI e 2-2-7, 2-9-26 BNE e 2-2-7, 2-9-28 BPL e 2-2-7, 2-9-30 BRA e 2-2-7, 2-9-32 BVC e 2-2-7, 2-9-34 BVS e 2-2-7, 2-9-36 CACHE 2-2-8, 2-9-38 CMODE 2-2-7, 2-9-39 CMP Rn 2-2-6, 2-9-41 COLOR 2-2-7, 2-9-42 DEC Rn 2-2-6, 2-9-43 **DISTANCE 3-5-7** DIV2 2-2-6, 2-9-44 FMULT 2-2-6, 2-9-46 FROM Rn 2-2-8, 2-9-48 GETB 2-2-6, 2-9-49 GETBH 2-2-6, 2-9-51 GETBL 2-2-6, 2-9-53 GETBS 2-2-6, 2-9-55 GETC 2-2-6, 2-9-57 **GYRATE 3-5-31** HIB 2-2-7, 2-9-58 IBT Rn, #pp 2-2-6, 2-9-60 INC Rn 2-2-6, 2-9-61 **INVERSE 3-5-2**

IWT Rn, #xx 2-2-6, 2-9-62 JMP Rn 2-2-7, 2-9-63 LDB (Rn) 2-2-6, 2-9-64 LDW (Rn) 2-2-6, 2-9-66 LEA Rn, xx 2-2-8, 2-9-67 LINK #n 2-2-7, 2-9-68 LJMP Rn 2-2-7, 2-9-69 LM Rn, (xx) 2-2-6, 2-9-70 LMS Rn, (yy) 2-2-6, 2-9-71 LMULT 2-2-6, 2-9-73 LOB 2-2-7, 2-9-75 LOOP 2-2-7, 2-9-77 LSR 2-2-7, 2-9-78 MERGE 2-2-7, 2-9-79 MOVE Rn, Rn' 2-2-8, 2-9-81 MOVE Rn, #xx 2-2-8, 2-9-82 MOVE Rn, (xx) 2-2-8, 2-9-83 MOVE (xx), Rn 2-2-8, 2-9-85 MOVEB Rn, (Rn') 2-2-8, 2-9-87 MOVEB (Rn'), Rn 2-2-8, 2-9-88 MOVES Rn, Rn' 2-2-8, 2-9-89 MOVEW Rn,(Rn') 2-2-8, 2-9-90 MOVEW (Rn'), Rn 2-2-8, 2-9-91 MULT Rn 2-2-6, 2-9-93 MULT #n 2-2-6, 2-9-94 MULTIPLY 3-5-1 NOP 2-2-8, 2-9-95 NOT 2-2-7, 2-9-96 **OBJECTIVE 3-5-25** OR Rn 2-2-7, 2-9-97 OR #n 2-2-7, 2-9-99 PARAMETER 3-5-12 PLOT 2-2-7, 2-9-100 POLAR 3-5-9 **PROJECT 3-5-18 RADIUS 3-5-4** RAMB 2-2-7, 2-9-101 **RANGE 3-5-6 RASTER 3-5-15** ROL 2-2-7, 2-9-102 ROMB 2-2-7, 2-9-104

Index (Continued)

COMMANDS/INSTRUCTIONS (Continued)

ROR 2-2-7, 2-9-105 **ROTATE 3-5-8** RPIX 2-2-7, 2-9-107 SBC Rn 2-2-6, 2-9-108 SBK 2-2-6, 2-9-109 **SCALAR 3-5-29** SEX 2-2-7, 2-9-110 SM (xx), Rn 2-2-6, 2-9-112 SMS (yy), Rn 2-2-6, 2-9-113 STB(Rn) 2-2-6, 2-9-115 STOP 2-2-8, 2-9-116 STW (Rn) 2-2-6, 2-9-117 SUB Rn 2-2-6, 2-9-118 SUB #n 2-2-6, 2-9-119 **SUBJECTIVE 3-5-27** SWAP 2-2-7, 2-9-120 **TARGET 3-5-20** TO Rn 2-2-8, 2-9-121 Triangle 3-5-3 UMULT Rn 2-2-6, 2-9-122 UMULT #n 2-2-6, 2-9-123 WITH Rn 2-2-8, 2-9-124 XOR Rn 2-2-7, 2-9-125 XOR #n 2-2-7, 2-9-126

SUBJECT - Alphebetical Listing

A

Accelerator Mode 1-5-6 Access Modes 2-4-8, 2-5-2, 2-5-4, 2-6-1 ADC #n 2-2-6, 2-9-4 ADC Rn 2-2-6, 2-9-3 ADD #n 2-2-6, 2-9-6 ADD Rn 2-2-6, 2-9-5 ALT1 2-2-8, 2-9-7 ALT2 2-2-8, 2-9-8 ALT3 2-2-8, 2-9-9 AND #n 2-2-7, 2-9-11 AND Rn 2-2-7, 2-9-10 ASR 2-2-7, 2-9-12 Attitude 2-5-10, 2-5-22, 2-5-24, 2-5-25, 2-5-27, 2-5-28, 2-5-29, 2-5-31, 2-5-32, 2-5-33 Auto-increment Mode 1-8-3

B

Barrel Shift 1-8-4, 1-8-5 BCC e 2-2-7, 2-9-14 BCS e 2-2-7, 2-9-16 BEQ e 2-2-7, 2-9-18 BGE e 2-2-7, 2-9-20 BIC #n 2-2-7, 2-9-23 BIC Rn 2-2-7, 2-9-22 Bitmap 1-8-14 Bitmap Access 1-6-3 Bitmap Emulation 1-8-1 Bitmap Format 1-6-1 BLT e 2-2-7, 2-9-24 BMI e 2-2-7, 2-9-26 BNE e 2-2-7, 2-9-28 BPL e 2-2-7, 2-9-30 BRA e 2-2-7, 2-9-32 Bulk Processing 2-7-4 BVC e 2-2-7, 2-9-34 BVS e 2-2-7, 2-9-36 BW-RAM 1-1-1, 1-1-2, 1-1-3, 1-1-4, 1-2-2, 1-2-4, 1-6-6

Index (Continued)

С

Cache 2-6-1, 2-8-4, 2-8-5, 2-8-6, 2-8-7, 2-9-38 Cache RAM 2-6-1, 2-6-2, 2-8-8 Character Conversion 1 1-6-1, 1-6-7, 1-6-8 Character Conversion 2 1-6-2, 1-6-10, 1-6-11 CMODE 2-8-1, 2-8-9, 2-8-11, 2-8-12, 2-9-39 CMP Rn 2-9-41 Color 2-8-1, 2-8-4, 2-8-6, 2-8-10, 2-8-11, 2-8-12, 2-8-13, 2-9-41, 2-9-42 COLR 2-2-3, 2-2-5, 2-4-9, 2-8-4, 2-8-10, 2-8-11, 2-8-12, 2-8-13 Cumulative Arithmetic 1-1-2 Cumulative Sum 1-7-1, 1-7-3

D

DEC Rn 2-2-6, 2-9-43 Distance 3-5-4, 3-5-7 Dither 2-4-9, 2-8-9, 2-8-10, 2-8-11 DIV2 2-2-6, 2-9-44 Division 1-7-1, 1-7-2 DMA 1-9-1

E

External Latch 4-1-4 External Latch Flag 4-1-3

F

Fixed Mode 1-8-2 FMULT 2-2-6, 2-4-1, 2-8-16, 2-8-17, 2-9-46 FROM 2-6-4, 2-6-6, 2-6-7, 2-6-11, 2-7-1, 2-7-2, 2-7-3, 2-7-4, 2-8-10, 2-8-11 FROM Rn 2-2-8, 2-9-48

G

GETB 2-2-6, 2-9-49 GETBH 2-2-6, 2-9-51 GETBL 2-2-6, 2-9-53 GETBS 2-2-6, 2-9-55 GETC 2-2-6, 2-8-1, 2-8-4, 2-8-9, 2-8-12, 2-8-13, 2-9-57 Gyrate 3-5-31

н

H Counter 4-1-4 HIB 2-2-7, 2-9-58 Horizontal Counter Latch 4-1-3 HV Timer 1-1-2, 1-10-1

I

IBT Rn, #pp 2-2-6, 2-9-60 INC Rn 2-2-6, 2-9-61 Inverse 3-5-2 I-RAM 1-1-1, 1-1-3, 1-1-4, 1-2-2, 1-2-5, 1-3-5 IWT Rn, #xx 2-2-6, 2-9-62

J

JMP Rn 2-2-7, 2-4-3, 2-9-63

L

LDB (Rn) 2-2-7, 2-9-64 LDW (Rn) 2-2-7, 2-9-66 LEA Rn, xx 2-2-8, 2-9-67 Linear Timer 1-10-1 LINK #n 2-2-7, 2-9-68 LJMP Rn 2-2-7, 2-9-69 LM Rn, (xx) 2-2-7, 2-9-70 LMS Rn, (yy) 2-2-7, 2-9-71 LMULT 2-2-6, 2-4-1, 2-8-16, 2-8-17, 2-9-73 LOB 2-2-7, 2-9-75 LOOP 2-2-7, 2-9-77 LSR 2-2-7, 2-9-78 Index (Continued)

Μ

Masked Interrupt 1-5-3 MERGE 2-2-7, 2-9-79 Message 1-5-3 Mixed Processing Mode 1-5-8 MOVE (xx), Rn 2-2-8, 2-9-85 MOVE Rn, #xx 2-2-8, 2-9-82 MOVE Rn, (xx) 2-2-8, 2-9-83 MOVE Rn, Rn' 2-2-6, 2-9-81 MOVEB (Rn'), Rn 2-2-8, 2-9-88 MOVEB Rn, (Rn') 2-2-8, 2-9-87 MOVES Rn, Rn' 2-2-6, 2-9-89 MOVEW (Rn'), Rn 2-2-8, 2-9-91 MOVEW Rn,(Rn') 2-2-8, 2-9-90 MULT #n 2-2-6, 2-8-16, 2-9-94 MULT Rn 2-2-6, 2-8-16, 2-9-93 Multiplication 1-7-1, 1-7-2 Multiply 3-5-1

Ν

NOP 2-2-8, 2-6-2, 2-6-3, 2-6-4, 2-6-5, 2-6-7, 2-6-9, 2-8-10, 2-9-95 Normal Color 2-8-11 Normal DMA 1-9-2 NOT 2-2-8, 2-9-96

0

Objective 3-5-22, 3-5-25, 3-5-26 OBJ Rotation 2-8-11 OBJ Scaling 2-8-11 OR #n 2-2-7, 2-9-99 OR Rn 2-2-7, 2-9-97

Р

Parallel Processing Mode 1-5-7 Parameter 3-3-1, 3-5-1 Pipeline Processing 2-6-1, 2-6-3, 2-6-5 Pixel Cache 2-8-4, 2-8-5, 2-8-6, 2-8-7, 2-8-9 Plot 2-2-7, 2-4-1, 2-4-8, 2-4-9, 2-8-1, 2-8-4, 2-8-5, 2-8-6, 2-8-7, 2-8-8, 2-8-9, 2-8-10, 2-8-11, 2-8-13, 2-9-100 Polar 3-5-9 Project 3-5-10, 3-5-12, 3-5-13, 3-5-14, 3-5-15, 3-5-17, 3-5-18, 3-5-19, 3-5-20, 3-5-28

R

Radius 3-5-3, 3-5-4, 3-5-6, 3-5-7, 3-5-30 RAMB 2-2-7, 2-4-6, 2-7-3, 2-9-101 RAN 2-4-8, 2-5-2, 2-5-4, 2-6-1 Range 3-5-6, 3-5-30 Raster 3-2-1, 3-5-12, 3-5-13, 3-5-15, 3-5-16 Register Prefix 2-6-6 ROL 2-2-7, 2-9-102 ROMB 2-2-7, 2-4-5, 2-7-1, 2-9-104 RON 2-4-8, 2-5-2, 2-5-4, 2-6-1 ROR 2-2-7, 2-9-105 Rotate 3-5-8, 3-5-23 RPIX 2-2-7, 2-8-6, 2-8-9, 2-8-12, 2-9-107

Index (Continued)

S

SBC Rn 2-2-6, 2-9-108 SBK 2-2-6, 2-9-109 SBK Instruction 2-7-2, 2-7-4, 2-7-5 Scalar 3-5-29 SCR 2-8-14 SEX 2-2-7, 2-9-110 Shared Memory 1-5-4 SM (xx), Rn 2-2-6, 2-9-112 SMS (yy), Rn 2-2-6, 2-9-113 Sprite Rotation 2-8-11 Sprite Scaling 2-8-11 STB(Rn) 2-2-6, 2-9-115 STOP 2-2-8, 2-9-116 STW (Rn) 2-2-6, 2-9-117 SUB #n 2-2-6, 2-9-119 SUB Rn 2-2-6, 2-9-118 Subjective 3-5-22, 3-5-27 Super MMC 1-1-1, 1-3-3, 1-3-4 SWAP 2-2-7, 2-9-120

Т

Target 3-5-17, 3-5-20, 3-5-21 TO 2-6-2, 2-6-4, 2-6-6, 2-6-7 TO Rn 2-2-8, 2-9-121 Transparent 2-8-9, 2-8-10, 2-8-11, 2-8-13 Triangle 3-5-3

U

UMULT #n 2-2-6, 2-8-16, 2-9-123 UMULT Rn 2-2-6, 2-8-16, 2-9-122

V

V Counter 4-1-4 Variable-length Data 1-8-1, 1-8-4 Vector Switching 1-5-4 Vertical Counter Latch 4-1-3 Virtual VRAM 1-1-2

W

WITH 2-6-4, 2-6-6, 2-6-7 WITH Rn 2-2-8, 2-9-124

Х

XOR #n 2-2-7, 2-9-126 XOR Rn 2-2-7, 2-9-125